The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
Here are the steps to determine the status of the C, H, and Z flags after adding 0x38 and 0x2F:
1. 0x38 + 0x2F = 0x67
2. The addition does not generate a carry, so the C flag remains unset.
3. The addition results in a half carry, so the H flag is set.
4. The result 0x67 is non-zero, so the Z flag is unset.
Therefore, after adding 0x38 and 0x2F, the status flags would be:
C flag = 0
H flag = 1
Z flag = 0
The document discusses embedded Linux and provides an agenda for an embedded Linux workshop. It begins with an introduction to embedded systems, communication engineer fields, and automotive systems. It then discusses embedded Linux, including toolchains, bootloaders, the Linux kernel, and embedded Linux development. Examples are provided for building U-Boot on the Raspberry Pi 2 and running a bare metal application on an Altera Arria10 virtual platform using a cross-compiler toolchain.
This document provides an introduction to embedded systems. It defines embedded systems as electronic systems that perform dedicated tasks and include microcontrollers. Characteristics of embedded systems include high speed, low power consumption, small size, accuracy, adaptability, and reliability. Embedded systems are classified based on their functionality and performance requirements. The document also discusses the hardware architecture of embedded systems including the CPU, memory, I/O ports, communication interfaces, and application-specific circuitry. Recent trends in embedded systems include faster processors, lower power consumption, improved communication interfaces, new operating systems, and programming languages.
The document provides an overview of the AUTOSAR standard and its objectives. AUTOSAR (AUTomotive Open System ARchitecture) is a standardized software architecture developed by automotive manufacturers to address the increasing complexity of automotive ECU systems. The key goals of AUTOSAR include improving software quality, reusability of functions across manufacturers, and making application software independent of hardware. The document outlines the layered AUTOSAR architecture and the four main steps to developing software using the AUTOSAR standard: input descriptions, system configuration, ECU configuration, and generation of software executables.
The document provides an overview of the Nexys2 circuit board, which is a complete development platform based on a Xilinx Spartan 3E FPGA. The board includes a USB port for power and programming, 16MB of RAM and ROM, input/output devices, and expansion connectors. It can be programmed via the USB port using free software to load a bitstream into the FPGA or Platform Flash memory. The board also includes power supplies, clocks, and input/output devices to implement digital designs without additional components.
This document introduces microcontrollers and compares them to microprocessors. It focuses on AVR microcontrollers, describing their components, architectures like ATmega16, and how to program them using an ISP. Microcontrollers integrate CPU, memory and peripherals onto a single chip while microprocessors require external components. AVRs are faster and use less power than other microcontrollers. The document provides an overview of AVR features and tutorials for further learning.
This document contains a two mark question bank for the subject EE 6602 - Embedded Systems. It includes 15 questions related to introduction to embedded systems, embedded networking, and embedded firmware development environment. The questions cover topics such as defining embedded systems, challenges in designing embedded systems, ROM image, RAM role, watchdog timer, target system, real time clock, system clock, embedded system components, classifications, examples, DMA, device drivers, communication protocols and standards, and embedded product development life cycle phases.
An embedded system is a special purpose computer system that performs predefined tasks. It consists of hardware and software components. The document discusses the various hardware components of an embedded system like CPU, memory, sensors, ADC, DAC, actuators etc. It also explains microprocessor and microcontroller based embedded systems with examples like 8085, 8051 etc. Their architecture, pin diagrams and functionalities are described.
Here are the steps to determine the status of the C, H, and Z flags after adding 0x38 and 0x2F:
1. 0x38 + 0x2F = 0x67
2. The addition does not generate a carry, so the C flag remains unset.
3. The addition results in a half carry, so the H flag is set.
4. The result 0x67 is non-zero, so the Z flag is unset.
Therefore, after adding 0x38 and 0x2F, the status flags would be:
C flag = 0
H flag = 1
Z flag = 0
The document discusses embedded Linux and provides an agenda for an embedded Linux workshop. It begins with an introduction to embedded systems, communication engineer fields, and automotive systems. It then discusses embedded Linux, including toolchains, bootloaders, the Linux kernel, and embedded Linux development. Examples are provided for building U-Boot on the Raspberry Pi 2 and running a bare metal application on an Altera Arria10 virtual platform using a cross-compiler toolchain.
This document provides an introduction to embedded systems. It defines embedded systems as electronic systems that perform dedicated tasks and include microcontrollers. Characteristics of embedded systems include high speed, low power consumption, small size, accuracy, adaptability, and reliability. Embedded systems are classified based on their functionality and performance requirements. The document also discusses the hardware architecture of embedded systems including the CPU, memory, I/O ports, communication interfaces, and application-specific circuitry. Recent trends in embedded systems include faster processors, lower power consumption, improved communication interfaces, new operating systems, and programming languages.
The document provides an overview of the AUTOSAR standard and its objectives. AUTOSAR (AUTomotive Open System ARchitecture) is a standardized software architecture developed by automotive manufacturers to address the increasing complexity of automotive ECU systems. The key goals of AUTOSAR include improving software quality, reusability of functions across manufacturers, and making application software independent of hardware. The document outlines the layered AUTOSAR architecture and the four main steps to developing software using the AUTOSAR standard: input descriptions, system configuration, ECU configuration, and generation of software executables.
The document provides an overview of the Nexys2 circuit board, which is a complete development platform based on a Xilinx Spartan 3E FPGA. The board includes a USB port for power and programming, 16MB of RAM and ROM, input/output devices, and expansion connectors. It can be programmed via the USB port using free software to load a bitstream into the FPGA or Platform Flash memory. The board also includes power supplies, clocks, and input/output devices to implement digital designs without additional components.
This document introduces microcontrollers and compares them to microprocessors. It focuses on AVR microcontrollers, describing their components, architectures like ATmega16, and how to program them using an ISP. Microcontrollers integrate CPU, memory and peripherals onto a single chip while microprocessors require external components. AVRs are faster and use less power than other microcontrollers. The document provides an overview of AVR features and tutorials for further learning.
This document contains a two mark question bank for the subject EE 6602 - Embedded Systems. It includes 15 questions related to introduction to embedded systems, embedded networking, and embedded firmware development environment. The questions cover topics such as defining embedded systems, challenges in designing embedded systems, ROM image, RAM role, watchdog timer, target system, real time clock, system clock, embedded system components, classifications, examples, DMA, device drivers, communication protocols and standards, and embedded product development life cycle phases.
An embedded system is a special purpose computer system that performs predefined tasks. It consists of hardware and software components. The document discusses the various hardware components of an embedded system like CPU, memory, sensors, ADC, DAC, actuators etc. It also explains microprocessor and microcontroller based embedded systems with examples like 8085, 8051 etc. Their architecture, pin diagrams and functionalities are described.
This document provides an overview of embedded systems topics including:
1. It outlines an agenda to cover embedded system basics, processors and architectures, serial communication, real-time operating systems, and embedded programming demos.
2. It defines embedded systems as systems with dedicated software embedded in hardware to perform specific tasks as part of a larger system.
3. It discusses different processor types including microprocessors, microcontrollers, digital signal processors, and application specific integrated processors.
IT Engineer are high-level IT personnel who design, install, and maintain a company's computer systems. They are responsible for testing, configuring, and troubleshooting hardware, software, and networking systems to meet the needs of the employer.
The document provides a test with 100% questions from chapters 1-11 of the CCNA 2 curriculum. It tests knowledge of router components, configuration, interfaces, protocols and standards used in networking. The questions cover topics such as router memory, management connections, terminal emulation settings, functions of RAM, flash memory and NVRAM, router startup processes, console port cabling, interface modes and commands.
The document discusses input-output organization and direct memory access. It describes how I/O devices are connected to computers through interfaces that handle synchronization and conversion between the CPU and peripherals. It also explains different I/O transfer modes like programmed I/O, interrupt-driven I/O, and direct memory access (DMA). DMA allows high-speed transfer of data directly between memory and an I/O device without CPU involvement by using bus request/grant signals to gain control of the buses.
A Computer Based Artificial Neural Network Controller with Interactive Audito...theijes
The proposed design offers a complete online and offline solution to manage the industrial systems. The designed hardware able to, read analog signals, digital signals, and controls many devices in real time. The heart of the hardware part is microcontroller PIC18F4550 which communicate with a computer via USB. The software part is programmed using Visual C# software to control managed system requires. The system operator can monitor system and diagnostic faults manually or automatically based on artificial neural network. Finally, the system has been simulated and implemented successfully.
This document discusses embedded systems and robotics. It begins by defining embedded systems as electronic systems where a microprocessor is embedded into an application to perform a single task. Examples like cell phones, washing machines, and traffic signals are given. The document then discusses microprocessors and microcontrollers, their components, applications in areas like automobiles, shoes, and medical devices. It also covers topics like computer architecture, layers of a computer system, embedded applications in industrial automation and robotics. Projects designed using microcontrollers are presented, including temperature monitoring and a micromouse robot.
This document provides an overview of a computer architecture course. It includes:
- The course information, including the web page, examination date, and textbook.
- A preliminary course plan that outlines the topics to be covered in each of the 12 lectures, including instruction pipelining, RISC architectures, superscalar architectures, and architectures for parallel computation.
- Basic introductions and explanations of computer architecture concepts like the von Neumann architecture, instruction execution, data representation, and the instruction cycle.
This document provides an overview of embedded systems and interfacing with the ATmega8 microcontroller. It discusses the characteristics of embedded systems and gives examples such as appliances, medical devices, vehicles, and more. It also covers the 8051 and AVR microcontrollers, focusing on the ATmega8's architecture, programming, and interfacing with various components like LEDs, LCDs, seven segment displays, motors, and sensors. The goal is to provide knowledge about embedded systems and practical experience interfacing the ATmega8 microcontroller.
The document discusses the control unit of a computer. It covers control memory, microinstruction sequencing, the microinstruction format, design of the control unit, and the address sequencer. The address sequencer uses a multiplexer to select the next address from various sources like incrementing the current address, returning from a subroutine, branching to a new address, or mapping from the machine instruction.
This document discusses embedded systems and provides examples of embedded system applications. It can be summarized as:
Embedded systems are specialized computer systems designed to perform dedicated functions. They are found in devices ranging from smartphones and appliances to vehicles and industrial equipment. Embedded systems typically have specialized hardware optimized for the specific application and software stored in read-only memory. Microcontrollers, which integrate a processor, memory and input/output peripherals on a single chip, are commonly used as the central processing unit in embedded systems. Examples of embedded systems applications discussed include biomedical devices, industrial controls, and consumer electronics.
The document discusses the AUTOSAR standard, which was developed by automotive manufacturers to help manage the increasing complexity of automotive software systems. AUTOSAR aims to standardize software architecture to improve quality, enable reuse of components across manufacturers, and make application software independent of hardware. It establishes a layered architecture and specifies interfaces to facilitate collaboration and reuse in automotive development. The document provides an overview of the AUTOSAR standard and design process.
Realization of high performance run time loadable mips soft-core processoreSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
The document summarizes Utkarsh Tiwari's technical internship project at Bhabha Atomic Research Centre. The project involved developing digital thermometers using ATMEGA 16 and AT89C51 microcontrollers. It also studied various fast networking buses including USB, IEEE 1394, JESD 204, PCI Express, JTAG 1149. The document provides details of each microcontroller and networking bus. It concludes that networks are proliferating in industrial automation and it is important to have a strategy to choose from the various options available.
This document provides specifications for various modules of the AH500 programmable logic controller (PLC) system, including:
- CPU modules of different models in rack and Ethernet versions
- Power supply modules of different amperages
- Digital and analog input/output modules of various point counts
- Network modules for DeviceNet, Profibus, and other fieldbus protocols
- Temperature measurement modules for RTD and thermocouple sensors
- Motion control modules
Dimensions are provided for each module type in millimeters.
Project Report On Micro-controller Embedded SystemRkrishna Mishra
The document provides an overview of embedded systems and the 8051 microcontroller architecture. It discusses how embedded systems perform predefined tasks to control devices and can be optimized for size and cost. The 8051 is then introduced as a popular 8-bit microcontroller used in embedded systems. Its features include 4KB program memory, 128B data memory, 32 general purpose registers, timers, and I/O ports. Application areas of the 8051 like energy management, automobiles, and medical devices are outlined. Finally, the document describes the 8051 architecture in detail, including the pinout, programming model, and accumulator register.
The document discusses the 8051 microcontroller family. It provides an overview of microcontrollers compared to general purpose microprocessors, noting that microcontrollers have CPU, RAM, ROM, I/O ports, timers and other peripherals integrated into a single chip. It then outlines the 8051 microcontroller and its variants, describing features like memory sizes, I/O pins, and timers. Selection criteria for choosing a microcontroller like speed, packaging, and cost are also summarized.
The document provides an overview of the Solid State Recorder (SSR) for the ASTROSAT mission. The SSR will store formatted science data from ASTROSAT's payloads, including UVIT, LAXPC, SXT, and CZT. It has a capacity of 144 Gb at beginning of life. The SSR design includes four input channels, two output ports, and interfaces with the Data Handling system and X-band transmitter. The software for the SSR is based on an 8086 processor and uses a scheduler architecture to perform functions like recording, playback, fault management, and file management of the science data partitions.
What is computer, computer structure and how its function with some application in aircraft
Slide for student who want to take EASA part66 exam
Other note you can get at
http://part66.blogspot.com
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
This document provides an overview of embedded systems topics including:
1. It outlines an agenda to cover embedded system basics, processors and architectures, serial communication, real-time operating systems, and embedded programming demos.
2. It defines embedded systems as systems with dedicated software embedded in hardware to perform specific tasks as part of a larger system.
3. It discusses different processor types including microprocessors, microcontrollers, digital signal processors, and application specific integrated processors.
IT Engineer are high-level IT personnel who design, install, and maintain a company's computer systems. They are responsible for testing, configuring, and troubleshooting hardware, software, and networking systems to meet the needs of the employer.
The document provides a test with 100% questions from chapters 1-11 of the CCNA 2 curriculum. It tests knowledge of router components, configuration, interfaces, protocols and standards used in networking. The questions cover topics such as router memory, management connections, terminal emulation settings, functions of RAM, flash memory and NVRAM, router startup processes, console port cabling, interface modes and commands.
The document discusses input-output organization and direct memory access. It describes how I/O devices are connected to computers through interfaces that handle synchronization and conversion between the CPU and peripherals. It also explains different I/O transfer modes like programmed I/O, interrupt-driven I/O, and direct memory access (DMA). DMA allows high-speed transfer of data directly between memory and an I/O device without CPU involvement by using bus request/grant signals to gain control of the buses.
A Computer Based Artificial Neural Network Controller with Interactive Audito...theijes
The proposed design offers a complete online and offline solution to manage the industrial systems. The designed hardware able to, read analog signals, digital signals, and controls many devices in real time. The heart of the hardware part is microcontroller PIC18F4550 which communicate with a computer via USB. The software part is programmed using Visual C# software to control managed system requires. The system operator can monitor system and diagnostic faults manually or automatically based on artificial neural network. Finally, the system has been simulated and implemented successfully.
This document discusses embedded systems and robotics. It begins by defining embedded systems as electronic systems where a microprocessor is embedded into an application to perform a single task. Examples like cell phones, washing machines, and traffic signals are given. The document then discusses microprocessors and microcontrollers, their components, applications in areas like automobiles, shoes, and medical devices. It also covers topics like computer architecture, layers of a computer system, embedded applications in industrial automation and robotics. Projects designed using microcontrollers are presented, including temperature monitoring and a micromouse robot.
This document provides an overview of a computer architecture course. It includes:
- The course information, including the web page, examination date, and textbook.
- A preliminary course plan that outlines the topics to be covered in each of the 12 lectures, including instruction pipelining, RISC architectures, superscalar architectures, and architectures for parallel computation.
- Basic introductions and explanations of computer architecture concepts like the von Neumann architecture, instruction execution, data representation, and the instruction cycle.
This document provides an overview of embedded systems and interfacing with the ATmega8 microcontroller. It discusses the characteristics of embedded systems and gives examples such as appliances, medical devices, vehicles, and more. It also covers the 8051 and AVR microcontrollers, focusing on the ATmega8's architecture, programming, and interfacing with various components like LEDs, LCDs, seven segment displays, motors, and sensors. The goal is to provide knowledge about embedded systems and practical experience interfacing the ATmega8 microcontroller.
The document discusses the control unit of a computer. It covers control memory, microinstruction sequencing, the microinstruction format, design of the control unit, and the address sequencer. The address sequencer uses a multiplexer to select the next address from various sources like incrementing the current address, returning from a subroutine, branching to a new address, or mapping from the machine instruction.
This document discusses embedded systems and provides examples of embedded system applications. It can be summarized as:
Embedded systems are specialized computer systems designed to perform dedicated functions. They are found in devices ranging from smartphones and appliances to vehicles and industrial equipment. Embedded systems typically have specialized hardware optimized for the specific application and software stored in read-only memory. Microcontrollers, which integrate a processor, memory and input/output peripherals on a single chip, are commonly used as the central processing unit in embedded systems. Examples of embedded systems applications discussed include biomedical devices, industrial controls, and consumer electronics.
The document discusses the AUTOSAR standard, which was developed by automotive manufacturers to help manage the increasing complexity of automotive software systems. AUTOSAR aims to standardize software architecture to improve quality, enable reuse of components across manufacturers, and make application software independent of hardware. It establishes a layered architecture and specifies interfaces to facilitate collaboration and reuse in automotive development. The document provides an overview of the AUTOSAR standard and design process.
Realization of high performance run time loadable mips soft-core processoreSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
The document summarizes Utkarsh Tiwari's technical internship project at Bhabha Atomic Research Centre. The project involved developing digital thermometers using ATMEGA 16 and AT89C51 microcontrollers. It also studied various fast networking buses including USB, IEEE 1394, JESD 204, PCI Express, JTAG 1149. The document provides details of each microcontroller and networking bus. It concludes that networks are proliferating in industrial automation and it is important to have a strategy to choose from the various options available.
This document provides specifications for various modules of the AH500 programmable logic controller (PLC) system, including:
- CPU modules of different models in rack and Ethernet versions
- Power supply modules of different amperages
- Digital and analog input/output modules of various point counts
- Network modules for DeviceNet, Profibus, and other fieldbus protocols
- Temperature measurement modules for RTD and thermocouple sensors
- Motion control modules
Dimensions are provided for each module type in millimeters.
Project Report On Micro-controller Embedded SystemRkrishna Mishra
The document provides an overview of embedded systems and the 8051 microcontroller architecture. It discusses how embedded systems perform predefined tasks to control devices and can be optimized for size and cost. The 8051 is then introduced as a popular 8-bit microcontroller used in embedded systems. Its features include 4KB program memory, 128B data memory, 32 general purpose registers, timers, and I/O ports. Application areas of the 8051 like energy management, automobiles, and medical devices are outlined. Finally, the document describes the 8051 architecture in detail, including the pinout, programming model, and accumulator register.
The document discusses the 8051 microcontroller family. It provides an overview of microcontrollers compared to general purpose microprocessors, noting that microcontrollers have CPU, RAM, ROM, I/O ports, timers and other peripherals integrated into a single chip. It then outlines the 8051 microcontroller and its variants, describing features like memory sizes, I/O pins, and timers. Selection criteria for choosing a microcontroller like speed, packaging, and cost are also summarized.
The document provides an overview of the Solid State Recorder (SSR) for the ASTROSAT mission. The SSR will store formatted science data from ASTROSAT's payloads, including UVIT, LAXPC, SXT, and CZT. It has a capacity of 144 Gb at beginning of life. The SSR design includes four input channels, two output ports, and interfaces with the Data Handling system and X-band transmitter. The software for the SSR is based on an 8086 processor and uses a scheduler architecture to perform functions like recording, playback, fault management, and file management of the science data partitions.
What is computer, computer structure and how its function with some application in aircraft
Slide for student who want to take EASA part66 exam
Other note you can get at
http://part66.blogspot.com
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
Producing Bi- Layer Sportswear Using Bamboo And Polypropylene Knitted Fabrictheijes
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The papers for publication in The International Journal of Engineering& Science are selected through rigorous peer reviews to ensure originality, timeliness, relevance, and readability.
Comparative Analysis on Sodium-Based and Polyethylene-Based Greases as Anti-F...theijes
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The papers for publication in The International Journal of Engineering& Science are selected through rigorous peer reviews to ensure originality, timeliness, relevance, and readability.
The document evaluates the preliminary phytochemical and antibacterial activity of Ageratum conyzoides (L) on some clinical bacterial isolates. Phytochemical screening revealed the presence of tannins, alkaloids, steroids, saponins, phenols, flavonoids, triterpenes glycosides and carbohydrates in the ethanolic extract of A. conyzoides. The extract showed antibacterial activity against Staphylococcus aureus, Pseudomonas aeruginosa, Escherichia coli, and Shigella dysenteriae at concentrations of ≥50mg/ml. The minimum inhibitory concentration and minimum bactericidal concentration of the extract was 120mg/ml for S.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The papers for publication in The International Journal of Engineering& Science are selected through rigorous peer reviews to ensure originality, timeliness, relevance, and readability.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The papers for publication in The International Journal of Engineering& Science are selected through rigorous peer reviews to ensure originality, timeliness, relevance, and readability.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
This document summarizes the Replicate and Bundle (RnB) approach for improving the performance and scalability of RAM-based storage systems. RnB involves two key techniques: 1) replicating data objects across multiple servers using a pseudo-random mapping, and 2) bundling requests for replicated objects located on the same server into a single transaction. By choosing replica locations and bundled transactions to minimize the number of servers accessed per request, RnB can significantly reduce the transactions per request compared to alternatives like consistent hashing. RnB allows improved throughput without adding CPUs. It can be implemented in a distributed manner without extra communication overhead compared to consistent hashing approaches. Simulation results show RnB performs well for workloads like those from
Preliminary Field Measurement of the Uniaxial Compressive Strength of Migmati...theijes
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
Differential Evolution Algorithm for Optimal Power Flow and Economic Load Dis...theijes
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The papers for publication in The International Journal of Engineering& Science are selected through rigorous peer reviews to ensure originality, timeliness, relevance, and readability.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
Multiband Circular Microstrip Patch Antenna for WLAN Applicationtheijes
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
Design of a Digital Baseband Processor for UWB Transceiver on RFID Tagtheijes
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
Designing of telecommand system using system on chip soc for spacecraft contr...IAEME Publication
The emerging developments in semiconductor technology have made possible to design
entire system onto a single chip, commonly known as System-On-Chip (SoC). The increase in Space
System‘s capabilities by the On-board data processing capabilities can be overcome by optimizing
the SoCs to provide cost effective, high performance, and reliable data. This is achieved by
embedding pre-designed functions into a single SoC, which utilizes specialized reusable core (IP
cores) architecture into complex chip. This paper is concerned with the design of Telecommand
system for transfer of signals from ground station to space station by the integration of SRAM (Static
Random Access Memory), ARM (Advanced RISC Machine) Processor, EDAC unit (Error Detection
and Correction) and CCSDS (Consultative Committee for Space Data System) decoder system. In
this paper we designed the Telecommand SoC by using Verilog code. The implementations have
been done using XILINX FPGA platform and the functionality of the system is verified using
Modelsim simulation. The results are analyzed for SPARTAN 3E device and ARM board and two
devices are being controlled by the signal transfer.
Designing of telecommand system using system on chip soc for spacecraft contr...IAEME Publication
This document describes the design of a telecommand system using a System on Chip (SoC) for spacecraft control applications. It involves integrating various components onto a single chip, including SRAM, an ARM processor, and an Error Detection and Correction (EDAC) unit. The telecommand data is received and stored in the SRAM. The EDAC unit uses a Hamming code to detect and correct any errors in the data before it is processed by the ARM processor. The processor then collects onboard data signals and produces the output result. Verilog code is used to design the SoC, which is implemented and tested on a Xilinx FPGA platform and ARM board. The SoC allows two devices to be controlled by
Implementation of Low Bit Rate Vocoder for Speech CompressionIRJET Journal
This document summarizes a research paper that presents the implementation of a low bit rate vocoder for speech compression. The vocoder board was designed using a Blackfin BF548 digital signal processor. The board includes components for speech encoding, decoding, and compression. It was tested by inputting speech in different languages and calculating the perceptual evaluation of speech quality score of the original and compressed speech. The goal of the project is to design a hardware vocoder that can compress speech efficiently at a low bit rate for applications with limited bandwidth such as military communications.
The document is a chapter about input/output and storage systems from a computer organization and assembly course. It discusses various I/O architectures like programmed I/O, interrupt-driven I/O, DMA, and channel I/O. It also covers data transmission modes, magnetic disk technology, hard disks, floppy disks, and file allocation tables. The key topics are I/O methods and architectures, storage media formats, RAID, data compression algorithms, and how I/O systems work.
Real Time Atomization of agriculture system for the modernization of indian a...SHAMEER C M
The document discusses a system to automate irrigation in Indian agriculture using ARM7 and GSM technology. It involves an ARM7 microprocessor connected to sensors like temperature, water level, light, and humidity sensors. GSM is used to control irrigation in the field and send sensor data via SMS to users. The system aims to modernize Indian agriculture by providing real-time field conditions and adequate irrigation. Embedded systems and advantages are discussed. Key hardware includes the ARM7 microcontroller, sensors, GSM modem, and LCD. Analog to digital conversion is also summarized. The system automates irrigation based on sensor data and informs users of field conditions remotely via SMS.
Real time atomization of agriculture system for the modernization of indian a...SHAMEER C M
The document discusses a system to automate irrigation in Indian agriculture using ARM7 and GSM technologies. It involves an ARM7 microprocessor connected to sensors like temperature, water level, light, and humidity sensors. GSM is used to control irrigation in the field and send sensor data via SMS to users. The system aims to modernize Indian agriculture by providing real-time field conditions and adequate irrigation. Embedded systems and advantages are discussed. Key hardware components include the ARM7 microcontroller, sensors, GSM modem, and LCD. Analog to digital conversion is also explained.
The document describes the five basic components of a computer system: the input unit, output unit, storage unit, central processing unit (CPU), and arithmetic logic unit (ALU). The input unit accepts instructions and data and converts it to a computer-readable format. The output unit accepts results from the CPU and converts it to a human-readable format. The storage unit stores data, instructions, and intermediate and final results. The CPU controls all internal and external devices and performs arithmetic/logical operations. The ALU is where actual processing and calculations occur.
The document provides an overview of the architecture and features of the TMS320C6713 digital signal processor. It describes the central processing unit, internal memory, general purpose register files, functional units, and peripheral options. The document is a user manual that contains multiple chapters, with each chapter providing examples and explanations of different aspects of the C6713 architecture and software development for the processor.
IRJET - Display for Crew Station of Next Generation Main Battle TankIRJET Journal
This document describes a proposed display system for the crew station of a next generation main battle tank. The system aims to make battlefield surveillance unmanned by installing multiple cameras on the tank's turret and transmitting the video to a display unit in the hull. A Raspberry Pi is used to capture video from the cameras and transmit the data to a Smart Display Unit via Ethernet. This allows surveillance of the battlefield without crew in the turret, reducing risks. The single Smart Display Unit replaces multiple displays, addressing space constraints in the tank. Experimental results found that transmitting compressed video from the Raspberry Pi to the display unit in real-time via Ethernet is feasible for unmanned battlefield surveillance.
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKSijngnjournal
As the demand for high speed Internet significantly increasing to meet the requirement of large data transfers, real-time communication and High Definition ( HD) multimedia transfer over IP, the IP based network products architecture must evolve and change. Application specific processors require high
performance, low power and high degree of programmability is the limitation in many general processor based applications. This paper describes the design of Ethernet packet processor for system-on-chip (SoC) which performs all core packet processing functions, including segmentation and reassembly, packetization classification, route and queue management which will speedup switching/routing performance making it
more suitable for Next Generation Networks (NGN). Ethernet packet processor design can be configured for use with multiple projects targeted to a FPGA device the system is designed to support 1/10/20/40/100 Gigabit links with a speed and performance advantage. VHDL has been used to implement and simulated the required functions in FPGA
Rodrigo Almeida - Microkernel development from project to implementationFelipe Prado
This document discusses developing a microkernel from project to implementation. It covers topics like kernel components, designing a kernel project, concepts for developing a microkernel like function pointers and structs, building a device driver controller, and using callbacks. Code examples are provided for initializing hardware and communicating with an LCD. The goal is for participants to have a better understanding of kernels, their advantages, and restrictions.
Andes Technology Corporation provides a product selector guide and overview of its AndesCore CPU architecture and associated products for Internet of Things (IoT) applications. The AndesCore architecture was designed specifically for the power, performance, and security needs of IoT devices, unlike architectures for PCs and smartphones. Key features of AndesCore include frequency throttling, a patented memory architecture, and custom instructions. AndesCore CPU cores range from small 2-stage pipelines to larger 8-stage pipelines and include options for security, custom instructions, and digital signal processing. Andes also offers associated platform IP and software development tools to simplify IoT product development.
The document analyzes the performance of the LEON 3FT processor at different operating frequencies. A hardware implementation using the LEON 3FT processor was tested by executing benchmark programs at various frequencies. The results show that execution time decreases with higher operating frequencies, though there is a maximum frequency limit due to hardware constraints. Future work involves attempting to increase this maximum frequency limit while maintaining processor performance.
Verilog code for design a specific processor to down sample a given image via a math-lab by using SPARTAN-6 FPGA. Math-lab code, results also included.
High speed customized serial protocol for IP integration on FPGA based SOC ap...IJMER
International Journal of Modern Engineering Research (IJMER) is Peer reviewed, online Journal. It serves as an international archival forum of scholarly research related to engineering and science education.
International Journal of Modern Engineering Research (IJMER) covers all the fields of engineering and science: Electrical Engineering, Mechanical Engineering, Civil Engineering, Chemical Engineering, Computer Engineering, Agricultural Engineering, Aerospace Engineering, Thermodynamics, Structural Engineering, Control Engineering, Robotics, Mechatronics, Fluid Mechanics, Nanotechnology, Simulators, Web-based Learning, Remote Laboratories, Engineering Design Methods, Education Research, Students' Satisfaction and Motivation, Global Projects, and Assessment…. And many more.
This document describes an office security system that uses face recognition for access control. It involves the following:
1) Capturing images of visitors using a web camera and comparing the images to a database of authorized employees' faces using discrete cosine transform coefficients and Euclidean distance calculations to identify matches.
2) If a match is found, a signal is sent to open the door. Otherwise, the unknown image is transmitted over LAN to staff for identification and potential door opening.
3) An LPC1768 cortex microcontroller is used to control door access and transmit images over LAN due to its processing power and communication capabilities. The system provides contactless security access control for offices.
Physical computing and iot programming final with cp sycs sem 3WE-IT TUTORIALS
SoC and Raspberry Pi
System on Chip: What is System on chip? Structure of System on Chip.
SoC products: FPGA, GPU, APU, Compute Units.
ARM 8 Architecture: SoC on ARM 8. ARM 8 Architecture Introduction
Introduction to Raspberry Pi: Introduction to Raspberry Pi, Raspberry Pi
Hardware, Preparing your raspberry Pi.
Raspberry Pi Boot: Learn how this small SoC boots without BIOS. Configuring
boot sequences and hardware.
Programming Raspberry Pi
Raspberry Pi and Linux: About Raspbian, Linux Commands, Configuring
Raspberry Pi with Linux Commands
Programing interfaces: Introduction to Node.js, Python.
Raspberry Pi Interfaces: UART, GPIO, I2C, SPI Useful Implementations: Cross
Compilation, Pulse Width Modulation
Introduction to IoT: What is IoT? IoT examples, Simple IoT LED Program.
IoT and Protocols IoT Security: HTTP, UPnp, CoAP, MQTT, XMPP.
IoT Service as a Platform: Clayster, Thinger.io, SenseIoT, carriots and Node
RED.
IoT Security and Interoperability: Risks, Modes of Attacks, Tools for Security
and Interoperability.
Introduction to Embedded Systems
Embedded system – classification, Hardware Components of an Embedded system.
Microcontrollers 8051 – Introduction, Architecture, Memory Organization, Instruction Set –
Programming.
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECTjpsjournal1
The rivalry between prominent international actors for dominance over Central Asia's hydrocarbon
reserves and the ancient silk trade route, along with China's diplomatic endeavours in the area, has been
referred to as the "New Great Game." This research centres on the power struggle, considering
geopolitical, geostrategic, and geoeconomic variables. Topics including trade, political hegemony, oil
politics, and conventional and nontraditional security are all explored and explained by the researcher.
Using Mackinder's Heartland, Spykman Rimland, and Hegemonic Stability theories, examines China's role
in Central Asia. This study adheres to the empirical epistemological method and has taken care of
objectivity. This study analyze primary and secondary research documents critically to elaborate role of
china’s geo economic outreach in central Asian countries and its future prospect. China is thriving in trade,
pipeline politics, and winning states, according to this study, thanks to important instruments like the
Shanghai Cooperation Organisation and the Belt and Road Economic Initiative. According to this study,
China is seeing significant success in commerce, pipeline politics, and gaining influence on other
governments. This success may be attributed to the effective utilisation of key tools such as the Shanghai
Cooperation Organisation and the Belt and Road Economic Initiative.
TIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEMHODECEDSIET
Time Division Multiplexing (TDM) is a method of transmitting multiple signals over a single communication channel by dividing the signal into many segments, each having a very short duration of time. These time slots are then allocated to different data streams, allowing multiple signals to share the same transmission medium efficiently. TDM is widely used in telecommunications and data communication systems.
### How TDM Works
1. **Time Slots Allocation**: The core principle of TDM is to assign distinct time slots to each signal. During each time slot, the respective signal is transmitted, and then the process repeats cyclically. For example, if there are four signals to be transmitted, the TDM cycle will divide time into four slots, each assigned to one signal.
2. **Synchronization**: Synchronization is crucial in TDM systems to ensure that the signals are correctly aligned with their respective time slots. Both the transmitter and receiver must be synchronized to avoid any overlap or loss of data. This synchronization is typically maintained by a clock signal that ensures time slots are accurately aligned.
3. **Frame Structure**: TDM data is organized into frames, where each frame consists of a set of time slots. Each frame is repeated at regular intervals, ensuring continuous transmission of data streams. The frame structure helps in managing the data streams and maintaining the synchronization between the transmitter and receiver.
4. **Multiplexer and Demultiplexer**: At the transmitting end, a multiplexer combines multiple input signals into a single composite signal by assigning each signal to a specific time slot. At the receiving end, a demultiplexer separates the composite signal back into individual signals based on their respective time slots.
### Types of TDM
1. **Synchronous TDM**: In synchronous TDM, time slots are pre-assigned to each signal, regardless of whether the signal has data to transmit or not. This can lead to inefficiencies if some time slots remain empty due to the absence of data.
2. **Asynchronous TDM (or Statistical TDM)**: Asynchronous TDM addresses the inefficiencies of synchronous TDM by allocating time slots dynamically based on the presence of data. Time slots are assigned only when there is data to transmit, which optimizes the use of the communication channel.
### Applications of TDM
- **Telecommunications**: TDM is extensively used in telecommunication systems, such as in T1 and E1 lines, where multiple telephone calls are transmitted over a single line by assigning each call to a specific time slot.
- **Digital Audio and Video Broadcasting**: TDM is used in broadcasting systems to transmit multiple audio or video streams over a single channel, ensuring efficient use of bandwidth.
- **Computer Networks**: TDM is used in network protocols and systems to manage the transmission of data from multiple sources over a single network medium.
### Advantages of TDM
- **Efficient Use of Bandwidth**: TDM all
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...IJECEIAES
Climate change's impact on the planet forced the United Nations and governments to promote green energies and electric transportation. The deployments of photovoltaic (PV) and electric vehicle (EV) systems gained stronger momentum due to their numerous advantages over fossil fuel types. The advantages go beyond sustainability to reach financial support and stability. The work in this paper introduces the hybrid system between PV and EV to support industrial and commercial plants. This paper covers the theoretical framework of the proposed hybrid system including the required equation to complete the cost analysis when PV and EV are present. In addition, the proposed design diagram which sets the priorities and requirements of the system is presented. The proposed approach allows setup to advance their power stability, especially during power outages. The presented information supports researchers and plant owners to complete the necessary analysis while promoting the deployment of clean energy. The result of a case study that represents a dairy milk farmer supports the theoretical works and highlights its advanced benefits to existing plants. The short return on investment of the proposed approach supports the paper's novelty approach for the sustainable electrical system. In addition, the proposed system allows for an isolated power setup without the need for a transmission line which enhances the safety of the electrical network
International Conference on NLP, Artificial Intelligence, Machine Learning an...gerogepatton
International Conference on NLP, Artificial Intelligence, Machine Learning and Applications (NLAIM 2024) offers a premier global platform for exchanging insights and findings in the theory, methodology, and applications of NLP, Artificial Intelligence, Machine Learning, and their applications. The conference seeks substantial contributions across all key domains of NLP, Artificial Intelligence, Machine Learning, and their practical applications, aiming to foster both theoretical advancements and real-world implementations. With a focus on facilitating collaboration between researchers and practitioners from academia and industry, the conference serves as a nexus for sharing the latest developments in the field.
Literature Review Basics and Understanding Reference Management.pptxDr Ramhari Poudyal
Three-day training on academic research focuses on analytical tools at United Technical College, supported by the University Grant Commission, Nepal. 24-26 May 2024
Using recycled concrete aggregates (RCA) for pavements is crucial to achieving sustainability. Implementing RCA for new pavement can minimize carbon footprint, conserve natural resources, reduce harmful emissions, and lower life cycle costs. Compared to natural aggregate (NA), RCA pavement has fewer comprehensive studies and sustainability assessments.
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...IJECEIAES
Medical image analysis has witnessed significant advancements with deep learning techniques. In the domain of brain tumor segmentation, the ability to
precisely delineate tumor boundaries from magnetic resonance imaging (MRI)
scans holds profound implications for diagnosis. This study presents an ensemble convolutional neural network (CNN) with transfer learning, integrating
the state-of-the-art Deeplabv3+ architecture with the ResNet18 backbone. The
model is rigorously trained and evaluated, exhibiting remarkable performance
metrics, including an impressive global accuracy of 99.286%, a high-class accuracy of 82.191%, a mean intersection over union (IoU) of 79.900%, a weighted
IoU of 98.620%, and a Boundary F1 (BF) score of 83.303%. Notably, a detailed comparative analysis with existing methods showcases the superiority of
our proposed model. These findings underscore the model’s competence in precise brain tumor localization, underscoring its potential to revolutionize medical
image analysis and enhance healthcare outcomes. This research paves the way
for future exploration and optimization of advanced CNN models in medical
imaging, emphasizing addressing false positives and resource efficiency.
1. The International Journal Of Engineering And Science (IJES)
|| Volume || 3 || Issue || 6 || Pages || 17-24 || 2014 ||
ISSN (e): 2319 – 1813 ISSN (p): 2319 – 1805
www.theijes.com The IJES
Page 17
FPGA Implementation of System-on-chip (SOC) Architecture for
Spacecraft Application
1,
Kiran Kumar B.G , 2,
Dr. Kaushik Bhattacharyya
1,2,
Department of Electronics and Communication, CMRIT
-------------------------------------------------ABSTRACT--------------------------------------------------------
The high performance and rich functionality is more preferable for consumer. This drives the semiconductor
manufacturing industry to the integration of multiple complex components in a single chip. This is achieved by
integrating all the components into a single chip. This paper is concerned with the design of SOC (system on
chip) for detecting and correcting the error which may occur in the memory unit due to radiation in LEO
(lower earth orbit) and due to stuck-at faults in memory unit in space station. The error free data is feed to the
predestined processor using the serial communication protocol (UART) and perform its function specified in
the data input which is sent from the ground station. The integration of SRAM (Static Random Access
Memory), EDAC unit (Error Detection and Correction), Router and UART (Universal Asynchronous Receiver
and Transmitter) performs the error detection and correction operation. The processor which is used outside
the SOC performs the specified operation. The results are analyzed for SPARTAN3 and SPARTAN3E FPGA
devices. This architecture using VIRTEX 5 FPGA device makes a trade-off between frequency and time delay
with 48% increase in operating frequency and having a minimum time delay of about 5%.
KEYWORDS : system on chip, lower earth orbit, EDAC unit, Static RAM, UART.
---------------------------------------------------------------------------------------------------------------------------------------
Date of Submission: 09 June 2014 Date of Publication: 20 June 2014
---------------------------------------------------------------------------------------------------------------------------------------
I. INTRODUCTION
The design and test engineers face various problems in a SOC design which uses multi-million gates.
The common problems are signal integrity, huge power consumption and increase in testability challenges. In
order to keep pace with the levels of integration available, design engineers have developed new methodologies
and techniques to manage the increased complexity inherent in those large chips. One such emerging
methodology is system-on-chip design. Thus semiconductor industry continued to make more improvements in
the achievable density of very large-scale integrated (VLSI) circuits. In the past, the concept of SOC simply
implied higher and higher levels of integration. That is transferring a system-on-board to a single chip
containing digital logic, analog/mixed signal and RF blocks. The primary drivers for this direction were the
reduction of power, smaller form factor and the lower overall cost. The SOC integrating more and more
functionality in a single chip is existed as a trend by virtue of Moore' s Law, which states that the number of
transistors on a chip will double every 18-24 months. For many improvements in the integrated Circuits (IC)
industry is by increasing the integration level of SOC design has now become very crucial.
Developments in microelectronics have revolutionized computer design. Integrated circuit technology
has increased the number and complexity of the components that can fit on a chip. Consequently, this
technology allows the building of low cost, special purpose, Peripheral devices to rapidly solve sophisticated
problems
The importance of reducing the size of the error detection and correction unit in SOC is further motivated by
comparing the size of the error detection and correction unit on System-on-board (SOB) fabrication. The
relative size of SOB more compared to the size of the SOC. In past days the error detection and correction unit
was fabricated on SOB. This design uses more power consumption, cost and more area required compared to
SOC design. Today, the size and cost of SOC is a significant part. This motivates the design of EDAC unit in
the form of SOC.
2. FPGA Implementation Of System-on-Chip (Soc) Architecture for Spacecraft Application
www.theijes.com The IJES Page 18
II. DESCRIPTION OF THE SYSTEM WITH BLOCK DIAGRAM
An On-Board System (OBS) of a small Satellite is implemented in the form of a System-on-a-Chip
(SOC). The System on-a-chip is build by coding in hardware description language (Verilog HDL). The
resulting subsystem is the integration of SRAM, EDAC UNIT, UART and ROUTER which are designed. The
Processor is placed at outside of the SOC. The Block Diagram of the design is shown in below Figure 1.3
Fig1: Block Diagram of SOC
The input data is send from ground station to the space station is given as input to the SRAM. A
single bit of the codeword can affect at most in memory chip regardless of the physical defect mode. In
memory system there is a chance of stuck at faults. In space applications it is well known that in Low Earth
Orbit (LEO) stored digital data suffers from SEUs in memory chips. These upsets are naturally induced by
radiation. Bit-flips caused by SEUs are a well-known problem in memory chips and error detection and
correction techniques have been an effective solution to this problem. For the secure transmission of data
between the CPU, ROUTER and its local RAM, the program memory has generally been designed by applying
the extended Hamming code in the error detection and correction unit so that the errors can be detected and
corrected and the resultant output will be a error free data. The resultant error free data is fed to the processor,
so that it will process the error free data and also collect all the on-board data signals and produce the resultant
data output.
2.1 Extended hamming code
For many applications a single error correcting code would be considered unsatisfactory, because it
accepts all blocks received. A SEC-DED code safer and it is the level of correction and detection most often
used in computer memories. The Hamming code can be converted to a SEC-DED code by adding one check
bit, which is a parity bit (let us assume even parity) on all the bits in the SEC code word. This code is called an
extended Hamming code. The bits representation of extended hamming code has given in the table 2.1
Table 2.1 Hamming code bits representation
DATS BITS CHECK BITS TOTAL BITS
1 3 4
4 4 8
8 5 13
16 6 22
32 7 39
III ARCHITECTURAL DESIGN
The architecture of SOC consists of Encoder unit, SRAM (FIFO) unit, Decoder unit, UART and
Router unit. The Processor unit, buzzer and the cooling fan are implemented outside the SOC. The proposed
architecture level of SOC has shown in the Figure 2.
3. FPGA Implementation Of System-on-Chip (Soc) Architecture for Spacecraft Application
www.theijes.com The IJES Page 19
Fig 2: Architectural design of SOC
3.1 Encoder
The encoder is the first block which comes within the EDAC unit. It receives the given data input bits
and generates the parity bits and then generates then output which is a combination of both input data bits and
parity bits. The 16-bits of input data bits are given as an input to the encoder, using these input data bits the
parity generator will generate the parity bits using formula
Parity Generator
The parity generator takes the data input bits and generate the parity bits as follows.
P0 = D0 ^ D1 ^ D3 ^ D4 ^ D6 ^ D8 ^ D10 ^ D11 ^ D13 ^ D15
P1= D0 ^ D2 ^ D3 ^ D5 ^ D6 ^ D9 ^ D10 ^ D12 ^ D13
P2= D1 ^ D2 ^ D3 ^ D7 ^ D8 ^ D9 ^ D10 ^ D14 ^ D15
P3= D4 ^ D5 ^ D6 ^ D7 ^ D8 ^ D9 ^ D10
P4= D11 ^ D12 ^ D13 ^ D14 ^ D15
P5= D0 ^ D1 ^ D2 ^ D3 ^ D4 ^ D5 ^ D6 ^ D7 ^ D8 ^ D9 ^D10 ^ D11 ^ D12 ^ D13 ^ D14 ^D15 ^ P0 ^ P1 ^
P2 ^ P3 ^ P4
The generated parity bits are placed in the powers of two position in hamming table and input data bits are
placed in the remaining blocks in order, from LSB to MSB. The output of the encoder is the encoded bits of
length 22-bits are passed to the FIFO
3.2 FIFO
The FIFO is of 22-bit input and output ports. The input port is controlled by a free-running clock, and
write enable pin (W). Data is written into the Synchronous FIFO on every rising clock edge when the write
enable pin is asserted. The output port is controlled by read enable pin (R). This FIFO has two fixed flags,
FIFO Empty (FE) and FIFO Full (FF). FIFO full goes high, when the FIFO is filled completely and FIFO
empty is goes high, when the FIFO has no data in it. These FIFOs are fabricated using high-speed submicron
CMOS technology. The common problem may occur in space applications are in the Low Earth Orbit (LEO)
stored digital data suffers from SEUs. These upsets are naturally induced by radiation. Bit-flips are caused by
SEUs is a well-known problem in memory chips. The other common problem may occur in the memory is
“Stuck at fault”. So the error detection and correction techniques is an effective solution to this problem.
3.3 Decoder
The decoder reads the data from the FIFO unit. It detects and corrects the one bit error which may
create in the FIFO unit. It also detects the two bit error may created in FIFO. The decoder performs the
separation of data bits and parity bits from the read data. Then it generates parity bits, syndrome and also
generates the decoding bits in order to detect and correct the error. The read input data is separated into the
data bits and parity bits, and they are stored in different registers. Now it generates the parity bits using the
data bits which are stored in the register
4. FPGA Implementation Of System-on-Chip (Soc) Architecture for Spacecraft Application
www.theijes.com The IJES Page 20
3.3.1 Parity Generator
The parity generator generates the parity bits from the data bits using the similar formula was
described in the section. After the parity generation, need to generate the syndrome, will described in next
subsection as following.
3.3.2 Syndrome Generation
The syndrome is the possibility of error which can be generate in the encoder. The syndrome
generation is performed by comparing the received parity bits and generated parity bits in the decoder. The
received parity bits are from P0 to P4 and the generated parity bits from P0 to P4 are compared. If the bits in
both parity’s are mismatch (produce non zero output), then we can say that there is an error. If it gives zero
output, then there is no error in parity bits from P0 to P4 and data bits from D0 to D15. The generated
syndrome is sent to both the error logic and the decode logic to detect and correct the error.
3.3.3 Overall Parity
The overall parity is generated by using all the received bits of D0 to D15 and P0 to P5. This overall
parity helps in detection of the type of error may occur during the time of bits stored in the FIFO. The default
value of the overall parity is zero. The overall parity is calculated using the formula as follows
Overall parity= D0 ^ D1 ^ D2 ^ D3 ^ D4 ^ D5 ^ D6 ^ D7 ^ D8 ^ D9 ^D10 ^ D11 ^ D12 ^ D13 ^ D14 ^D15 ^
P0 ^ P1 ^ P2 ^ P3 ^ P4 ^ P5
This overall parity takes the 22-bits of input and gives the output of one bit data using the overall parity
formula. The type of error occurred can be detect using the error logic is as follows.
3.3.4 Error logic
The error uses two bit data from the overall parity and the syndrome respectively (one bit from each).
The output of the error logic is one bit of data which tells the type of error has occurred in the given data using
the table 3.1
Table 3.1 The Error detection table
Syndrome Overall Parity Error type Description
0 0 No Error
0 1 Parity Error It can be correctable by making P5 inverse
1 0 Double Error Not correctable
1 1 Single Error It can be correctable using syndrome
3.3.5 Decode Logic
The decoder logic receives the 5-bits of data from the syndrome, and gives the output of 22-bit
decoded data. Based on the status of the syndrome it generates the corresponding bit as logic high and by
making the remaining bits are low. For the error free data the decoded data generates zero output. Using these
decoded bits one bit error.
3.3.6 Corrected Data
The correction of the data is done at the final stage of the decoder, which corrects the data of one bit
error occurred using 22-bit data from the decode logic and other 22-bit data from the received bits. Both the
22-bit data from the decode logic and other 22-bit data from the received bits performs the XOR operation and
generates the error free data of 22-bits. The 16 bits of the data out bits are extracted from the 22- bits of error
free data by separating the data bits and parity bits. The error free data of 16-bit data will give to the routing as
follows.
3.3.7 Router
The router receives 16-bit of input from the decoder output and transmits the 8-bit of output data to
the appropriate processor. The input of 16-bit data is separated as address bits and data bits where each of
which is 8-bit of width. From the MSB side first 8-bits are address bits and remaining 8-bits are data bits. The
address bits are used for the selection of the correct processor, to transmit the data bits for the selected
processor. Based on the value of the 7th
and 8th
bit of the address bits the below tabulated processor is selected.
5. FPGA Implementation Of System-on-Chip (Soc) Architecture for Spacecraft Application
www.theijes.com The IJES Page 21
Table 3.2 Processor select
7th
and 8th
bit Processor
00 Reset condition
01 Processor 1
10 Processor 2
11 Processor 3
3.3.8UART
Universal Asynchronous Receiver Transmitter (UART) is a kind of serial communication protocol, it
is mostly used for short-distance, low speed, low-cost data exchange between computer and peripherals.
UARTs are used for asynchronous serial data communication by converting data from parallel to serial at
transmitter with some extra overhead bits using shift register and vice versa at receiver.
Fig 3: UART frame format
3.3.9 Processor
The processor is used in this project is ARM Processor (Acorn RISC Machine) architecture is
developed at Acorn computer limited of Cambridge, England. ARM becomes the Advanced RISC Machine is a
32-bit RISC processor architecture that is widely used in embedded designs. ARM cores licensed to
semiconductor partners who fabricate and sell to their customers. ARM does not fabricate silicon itself,
because of their power saving features, ARM CPU’s are dominant in the mobile electronics market, where low
power consumption is a critical design goal.
3.3.10 Logic level diagram of SOC
Fig 4: Logic level of the SOC
IV SIMULATION RESULTS AND DISCUSSION
The architecture was written in Verilog HDL and synthesized by XILINX ISE 14.2. after synthesizing this
Verilog HDL code tests were done with MODELSIM. The following figure gives the simulated results
Encoder simulation result
6. FPGA Implementation Of System-on-Chip (Soc) Architecture for Spacecraft Application
www.theijes.com The IJES Page 22
Fig 5: Encoder result
FIFO simulation result
Fig 6: FIFO result
Decoder simulation result
Fig 7: Decoder result
Router simulation result
7. FPGA Implementation Of System-on-Chip (Soc) Architecture for Spacecraft Application
www.theijes.com The IJES Page 23
Fig 8: Router result
EDAC unit simulation result
Fig 9 : EDAC unit result
The logic utilization of the design as follows
Table 4.1 Logic utilization
Logic Utilization Used Available Utilization
Number of Slice Flip Flops 185 9,312 1%
Number of 4 input LUTs 266 9,312 2%
Number of occupied Slices 232 4,656 4%
Number of Slices containing only related logic 232 232 100%
Number of Slices containing unrelated logic 0 232 0%
Total Number of 4 input LUTs 384 9,312 4%
Number used as logic 240
Number used as a route-thru 118
Number used for Dual Port RAMs 24
Number used as Shift registers 2
Number of bonded-IOB’s 42 232 18%
Number of BUFGMUXs 1 24 4%
Average Fan-out of Non-Clock Nets 2.95
8. FPGA Implementation Of System-on-Chip (Soc) Architecture for Spacecraft Application
www.theijes.com The IJES Page 24
V .CONCLUSION
The primary goal of SOC verification is checking the integration between the various components.
The role of the SOC designer is to integrate various components into a single chip rather than implementing
each of the components separately. This implements complex functions in a relatively short time. The designer
can concentrate on the complete system rather than checking the correctness or performance of the individual
components. The complete system is designed with SRAM, EDAC unit, Router and UART and they are
integrated to form a SOC design. In this integration the data input is providing to the SRAM, due to some
radiations in the space and stuck at faults the data stored in the SRAM gets flipped. It is passed to the EDAC
unit in order to detect and correct the errors if any bits in the SRAM are flipped. From EDAC unit it is
transmit to the Router and then to processor through UART and it will process the data and provides the
desired output.
VI ACKNOWLEDGEMENTS
I am extremely pleased to present myself this paper after getting innumerable movements and hard
time with a never-ending coordination. I sincerely acknowledge offering my words of thanks to our beloved
and respected Dr. Koushik Bhattacharyya, associate professor and Ms. Indumathi, professor & HOD. I
sincerely acknowledge to my beloved and respected parents for their encouragement. Since thanks to Mr.
Karthik, lab assistant who helped me during the paper presentation
REFERENCES
Journal Papers:
[1] M.T. Anwar, P.K. Lala, and P. Thenappan “Decoder Design for a New Single Error Correcting/Double
Error Detecting Code” International Journal of Electrical, Electronic Science and Engineering Vol.1,
No.4, 2007
[2] Sanguhn Cha and Hongil Yoon, “Efficient Implementation of Single Error Correction and Double Error
Detection Code with Check Bit Pre computation for Memories”, journal of semiconductor technology
and science, vol.12, no.4, December 2012
[3] Ms.Neha R. Laddha and Prof. A.P.Thakare, “ Implementation of serial communication using UART
with configurable baud rate”, International Journal on Recent and Innovation Trends in Computing and
Communication, Vol. 1, Issue 4.
Proceedings Papers:
[4] Luong D. Hung, Hidetsugu Irie, Masahiro Goshima, Shuichi Sakai “Utilization of SECDED for Soft
Error and Variation-Induced Defect Tolerance in Caches”
[5] Rajesvari.R, Manoj.G, Angelin ponrani.M, Merin Annie Joy “IP Core Based Architecture of
Telecommand System-on-Chip (SOC) for Spacecraft applications”.
[6] NOVAC Ovidiu, SZTRIK Janos, VARI-KAKAS Stefan, KIM Che-Soong “Reliability Increasing
Method Using a SEC-DED Hsiao Code to Cache Memories, Implemented with FPGA Circuits”, Journal
of computer science and control system.
[7] Christoph Borchert, Horst Schirmeier and Olaf Spinczyk “Generative Software-based Memory Error
Detection and Correction for Operating System Data Structures”.
Biographies and Photographs:
KIRAN KUMAR B.G has received her Bachelor’s Degree B.E in Electronics and
communication engineering from East Point Collage of Engineering and Technology, Bangalore of
Visvesvaraya Technological University in the year 2012 and presently pursuing his M-Tech in Digital
Electronics from CMR Institute of Technology, Bangalore, India.