SlideShare a Scribd company logo
INTRODUCTION
TO BUS
ADDRESS BUS, DATA BUS, CONTROL BUS
UNITV: Central Processing Unit (CPU)
Reference Notes for CSITA, BBA First SEMESTER, PRIME COLLEGE
© Sagar Pokhrel, Faculty - CSITA, Prime College
CONTENTS
▪ Describe the operation of a computer at the functional
level
▪ Explain the function of the main components of a
computer system
▪ Detail the interaction of computer sub-systems
▪ Detail the organization of computer sub-systems
© Sagar Pokhrel, Faculty - CSITA, Prime College
COMPUTER ORGANIZATION
• Architecture provides a good understanding of what a
microprocessor can do; provides no information how to
use the processor in a bigger system.
• In order to design a computing system, more information is
needed than the instruction set and CPU Cycle
• Computer system subsystems:
• CPU
• Buses
• Memory
• Input/Output
© Sagar Pokhrel, Faculty - CSITA, Prime College
CPU
▪ The Central Processing Unit (CPU a.k.a. Processor) is the chip
which acts as a control center for all operations. It executes
instructions (a program) which are contained in the memory
section.
▪ Basic operations involve
▪ the transfer of data between itself and the memory section
▪ manipulation of data in the memory section or stored internally
▪ the transfer of data between itself and input/output devices
▪ The CPU is said to be the brains of any computer system. It
provides all the timing and control signals necessary to transfer
data from one point to another in the system.
© Sagar Pokhrel, Faculty - CSITA, Prime College
INTRODUCTION TO BUS
▪ Collection of wires through which data is transmitted
from one part of a computer to another is known as bus.
▪ It is an electrical or digital pathway through which bits
are transmitted between the various computer
components.
▪ The term bus refers to the internal bus of a computer
system. It is also known as communication pathways.
▪ In other words, bus is the channel which lets the parts of
a computer communicates with each other.
© Sagar Pokhrel, Faculty - CSITA, Prime College
INTRODUCTION..
▪ It is a bus that connects all the internal components to the
CPU and main memory.
▪ The size of a bus, known as width is important because it
determines how much data can be transmitted at one time.
▪ Buses transfer data in parallel.
▪ In a 32 bit bus, data are sent over 32 wires simultaneously.
▪ Every bus has a clock speed measured in MHz.
© Sagar Pokhrel, Faculty - CSITA, Prime College
SYSTEM BUSES
▪ Set of wires, that interconnects all the components
(subsystems) of a computer
▪ A source component sources out data onto the bus
▪ A destination component inputs data from the bus
▪ May have a hierarchy of buses
▪ Address, data and control buses to access memory and an I/O controller.
▪ Second set of buses from I/O controller to attached devices/peripherals
▪ Peripheral Component Interconnect(PCI) bus is an example of a very
common local bus
© Sagar Pokhrel, Faculty - CSITA, Prime College
© Sagar Pokhrel, Faculty - CSITA, Prime College
Fig: System Bus (Data,Address and Control Bus)
ADDRESS BUS
▪ It is a channel which transmits addresses of data (not the data) from
the CPU to memory.
▪ The address bus consists of 16,24, or 32 parallel signal lines.
▪ The number of lines (wires) determines the amount of memory that
can be directly addressed as each line carries one bit of the address.
▪ If the CPU has N address lines, then it can directly address 2N address
lines.
▪ For example, a computer with 32 bit address can address 4GB of
physical memory.
© Sagar Pokhrel, Faculty - CSITA, Prime College
ADDRESS BUS
▪ CPU reads/writes data from the memory by addressing a
unique location; outputs the location of the data (aka
address) on the address bus; memory uses this address to
access the proper data.
▪ Each I/O device (such as monitor, keypad, etc) has a
unique address as well (or a range of addresses); when
accessing a I/O device, CPU places its address on the
address bus. Each device will detect if it is its own address
and act accordingly
▪ Devices always receive data from the CPU; CPU never
reads the address buss (it is never addressed)
© Sagar Pokhrel, Faculty - CSITA, Prime College
DATA BUS
▪ Data bus is a channel across which actual data are transferred
between the CPU, memory and I/O devices.
▪ The data bus consists of 8, 16, 32 or 64 parallel signal lines.
Because each wire can transfer 1 bit of data at a time, an 8 wire
bus can move 8 bits at a time which is a full byte.
▪ The number of wires in the bus affects the speed at which data
can travel between hardware components. The wider the data
bus, more data it can carry at one time.
▪ The data bus is bidirectional this means that the CPU can read
data in from memory or it can send data out to memory.
© Sagar Pokhrel, Faculty - CSITA, Prime College
DATA BUS
▪ When the CPU fetches data from memory, it first outputs
the address on the address bus, then the memory outputs
the data onto the data bus; the CPU reads the data from
data bus
▪ When writing data onto the memory, the CPU outputs
first the address on the address bus, then outputs the data
onto the output bus; memory then reads and stores the
data at the proper location
▪ The process to read/write to a I/O device is similar
© Sagar Pokhrel, Faculty - CSITA, Prime College
CONTROL BUS
▪ The physical connections that carry control information between the
CPU and other devices within the computer. This bus is mostly a
collection of unidirectional signals.
▪ It is the path for all timing and controlling functions sent by the
control units to other units of the system.
▪ It carries signals that report the status of various devices.
▪ These signals indicate whether the data is to be read into or written out the CPU,
whether the CPU is accessing memory or an IO device, and whether the I/O device or
memory is ready for the data transfer
▪ For example, one line of the bus is used to indicate whether the CPU is
currently reading from or writing to main memory. Others are I/O
Read/Write
© Sagar Pokhrel, Faculty - CSITA, Prime College

More Related Content

What's hot

introduction to microprocessor and microcomputer
introduction to microprocessor and microcomputerintroduction to microprocessor and microcomputer
introduction to microprocessor and microcomputer
Satya P. Joshi
 
Stack organization
Stack organizationStack organization
Stack organization
chauhankapil
 
Interrupts
InterruptsInterrupts
Interrupts
Urwa Shanza
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
utsav_shah
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
CS_GDRCST
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
Mazin Alwaaly
 
Buses And Its Types Formation
Buses And Its Types FormationBuses And Its Types Formation
Buses And Its Types Formation
alihaxxan
 
Multiprocessor system
Multiprocessor system Multiprocessor system
Multiprocessor system
Mr. Vikram Singh Slathia
 
Computer architecture memory system
Computer architecture memory systemComputer architecture memory system
Computer architecture memory system
Mazin Alwaaly
 
Processors
ProcessorsProcessors
Processors
HIMANSHU JAIN
 
Instruction format
Instruction formatInstruction format
Instruction format
Sanjeev Patel
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
Zubair Khalid
 
Registers
RegistersRegisters
Registers
Sahil Bansal
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
abdosaidgkv
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
International Islamic University
 
Buses in a computer
Buses in a computerBuses in a computer
Buses in a computer
chrispaul8676
 
Modes of transfer
Modes of transferModes of transfer
Modes of transfer
Andhra University
 
Motherboard and its components
Motherboard and its componentsMotherboard and its components
Motherboard and its components
Jishnu Pradeep
 

What's hot (20)

introduction to microprocessor and microcomputer
introduction to microprocessor and microcomputerintroduction to microprocessor and microcomputer
introduction to microprocessor and microcomputer
 
Stack organization
Stack organizationStack organization
Stack organization
 
Interrupts
InterruptsInterrupts
Interrupts
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
 
DMA and DMA controller
DMA and DMA controllerDMA and DMA controller
DMA and DMA controller
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
 
Buses And Its Types Formation
Buses And Its Types FormationBuses And Its Types Formation
Buses And Its Types Formation
 
Multiprocessor system
Multiprocessor system Multiprocessor system
Multiprocessor system
 
Computer architecture memory system
Computer architecture memory systemComputer architecture memory system
Computer architecture memory system
 
Processors
ProcessorsProcessors
Processors
 
Instruction format
Instruction formatInstruction format
Instruction format
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
 
Registers
RegistersRegisters
Registers
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Buses in a computer
Buses in a computerBuses in a computer
Buses in a computer
 
Modes of transfer
Modes of transferModes of transfer
Modes of transfer
 
Motherboard and its components
Motherboard and its componentsMotherboard and its components
Motherboard and its components
 

Similar to Introduction to Bus | Address, Data, Control Bus

dem.pptx
dem.pptxdem.pptx
dem.pptx
yogeshkute7
 
Computer organisation and architecture module 1
Computer organisation and architecture module 1Computer organisation and architecture module 1
Computer organisation and architecture module 1
abinrj123
 
Computer Architecture Design (CAD)
Computer Architecture Design (CAD)Computer Architecture Design (CAD)
Computer Architecture Design (CAD)
Saira Kanwal
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIA
Aiman Hud
 
Input_Output_Organization.pptx
Input_Output_Organization.pptxInput_Output_Organization.pptx
Input_Output_Organization.pptx
SherinRappai
 
Input output
Input outputInput output
Input output
jyoti_lakhani
 
Es notes unit 2
Es notes unit 2Es notes unit 2
Es notes unit 2
Tamil Vendhan
 
Introduction to Processor
Introduction to ProcessorIntroduction to Processor
Introduction to Processor
Ashish KC
 
Computer Architecture Chapter 2 BUS
Computer Architecture Chapter 2 BUSComputer Architecture Chapter 2 BUS
Computer Architecture Chapter 2 BUS
AlyssaAina1
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
Harsh Patel
 
Chapter 1.pdf
Chapter 1.pdfChapter 1.pdf
Chapter 1.pdf
AnisZahirahAzman
 
Unit I.pptx
Unit I.pptxUnit I.pptx
Unit I.pptx
sahushweta1702
 
Unit-4 (IO Interface).pptx
Unit-4 (IO Interface).pptxUnit-4 (IO Interface).pptx
Unit-4 (IO Interface).pptx
Medicaps University
 
Chap2 comp architecture
Chap2 comp architectureChap2 comp architecture
Chap2 comp architecture
raksharao
 
Bindura university of science education
Bindura university of science educationBindura university of science education
Bindura university of science education
Innocent Tauzeni
 
Unit 5
Unit 5Unit 5
Unit 5
sowndaryaM5
 
Unit 4 ca-input-output
Unit 4 ca-input-outputUnit 4 ca-input-output
Unit 4 ca-input-output
BBDITM LUCKNOW
 
Intermediate machine architecture
Intermediate machine architectureIntermediate machine architecture
Intermediate machine architectureJohn Cutajar
 
Computer System Architecture
Computer System ArchitectureComputer System Architecture
Computer System Architecture
Brenda Debra
 

Similar to Introduction to Bus | Address, Data, Control Bus (20)

dem.pptx
dem.pptxdem.pptx
dem.pptx
 
Computer organisation and architecture module 1
Computer organisation and architecture module 1Computer organisation and architecture module 1
Computer organisation and architecture module 1
 
Computer Architecture Design (CAD)
Computer Architecture Design (CAD)Computer Architecture Design (CAD)
Computer Architecture Design (CAD)
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIA
 
Input_Output_Organization.pptx
Input_Output_Organization.pptxInput_Output_Organization.pptx
Input_Output_Organization.pptx
 
Input output
Input outputInput output
Input output
 
Es notes unit 2
Es notes unit 2Es notes unit 2
Es notes unit 2
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
Introduction to Processor
Introduction to ProcessorIntroduction to Processor
Introduction to Processor
 
Computer Architecture Chapter 2 BUS
Computer Architecture Chapter 2 BUSComputer Architecture Chapter 2 BUS
Computer Architecture Chapter 2 BUS
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
Chapter 1.pdf
Chapter 1.pdfChapter 1.pdf
Chapter 1.pdf
 
Unit I.pptx
Unit I.pptxUnit I.pptx
Unit I.pptx
 
Unit-4 (IO Interface).pptx
Unit-4 (IO Interface).pptxUnit-4 (IO Interface).pptx
Unit-4 (IO Interface).pptx
 
Chap2 comp architecture
Chap2 comp architectureChap2 comp architecture
Chap2 comp architecture
 
Bindura university of science education
Bindura university of science educationBindura university of science education
Bindura university of science education
 
Unit 5
Unit 5Unit 5
Unit 5
 
Unit 4 ca-input-output
Unit 4 ca-input-outputUnit 4 ca-input-output
Unit 4 ca-input-output
 
Intermediate machine architecture
Intermediate machine architectureIntermediate machine architecture
Intermediate machine architecture
 
Computer System Architecture
Computer System ArchitectureComputer System Architecture
Computer System Architecture
 

More from Hem Pokhrel

Software/System Development Life Cycle
Software/System Development Life CycleSoftware/System Development Life Cycle
Software/System Development Life Cycle
Hem Pokhrel
 
Network Infrastructure for E-commerce | Part I
Network Infrastructure for E-commerce | Part INetwork Infrastructure for E-commerce | Part I
Network Infrastructure for E-commerce | Part I
Hem Pokhrel
 
PrestaShop Kathmandu Ecommerce Meetup #2
PrestaShop Kathmandu Ecommerce Meetup #2PrestaShop Kathmandu Ecommerce Meetup #2
PrestaShop Kathmandu Ecommerce Meetup #2
Hem Pokhrel
 
Marketing Information System (MkIS)
Marketing Information System (MkIS)Marketing Information System (MkIS)
Marketing Information System (MkIS)
Hem Pokhrel
 
Primary Memory: RAM, ROM and their Types
Primary Memory: RAM, ROM and their TypesPrimary Memory: RAM, ROM and their Types
Primary Memory: RAM, ROM and their Types
Hem Pokhrel
 
OUTPUT DEVICES: MONITORS (CRT, LCD, LED, PLASMA)
OUTPUT DEVICES: MONITORS (CRT, LCD, LED, PLASMA)OUTPUT DEVICES: MONITORS (CRT, LCD, LED, PLASMA)
OUTPUT DEVICES: MONITORS (CRT, LCD, LED, PLASMA)
Hem Pokhrel
 
Touch Screens and Scanner
Touch Screens and ScannerTouch Screens and Scanner
Touch Screens and Scanner
Hem Pokhrel
 
BBA First Semester | Course introduction
BBA First Semester | Course introductionBBA First Semester | Course introduction
BBA First Semester | Course introduction
Hem Pokhrel
 
Software Agents & Their Taxonomy | Ecommerce BBA Handout
Software Agents & Their Taxonomy | Ecommerce BBA HandoutSoftware Agents & Their Taxonomy | Ecommerce BBA Handout
Software Agents & Their Taxonomy | Ecommerce BBA Handout
Hem Pokhrel
 
How to be THIN and SKINNY - 5 Simple Tips
How to be THIN and SKINNY - 5 Simple TipsHow to be THIN and SKINNY - 5 Simple Tips
How to be THIN and SKINNY - 5 Simple Tips
Hem Pokhrel
 
BBA 6th Orientation
BBA 6th OrientationBBA 6th Orientation
BBA 6th Orientation
Hem Pokhrel
 
Computer Network | BBA First Semester
Computer Network | BBA First SemesterComputer Network | BBA First Semester
Computer Network | BBA First Semester
Hem Pokhrel
 
Short Questions Collections | BBA First Semester
Short Questions Collections | BBA First SemesterShort Questions Collections | BBA First Semester
Short Questions Collections | BBA First Semester
Hem Pokhrel
 
Detailed format for E-commerce project report |BBA
Detailed format for E-commerce project report |BBADetailed format for E-commerce project report |BBA
Detailed format for E-commerce project report |BBA
Hem Pokhrel
 
Firewall and It's Types
Firewall and It's TypesFirewall and It's Types
Firewall and It's Types
Hem Pokhrel
 
PrestaShop - Kathmandu Ecommerce Meetup #1
PrestaShop - Kathmandu Ecommerce Meetup #1PrestaShop - Kathmandu Ecommerce Meetup #1
PrestaShop - Kathmandu Ecommerce Meetup #1
Hem Pokhrel
 
E-environment
E-environmentE-environment
E-environment
Hem Pokhrel
 
Electronic Data Interchange (EDI) | E-Commerce
Electronic Data Interchange (EDI) | E-CommerceElectronic Data Interchange (EDI) | E-Commerce
Electronic Data Interchange (EDI) | E-Commerce
Hem Pokhrel
 
Internet Marketing Basics | E-Commerce
Internet Marketing Basics | E-CommerceInternet Marketing Basics | E-Commerce
Internet Marketing Basics | E-Commerce
Hem Pokhrel
 
Computer History, Generations, Types and IO
Computer History, Generations, Types and IOComputer History, Generations, Types and IO
Computer History, Generations, Types and IO
Hem Pokhrel
 

More from Hem Pokhrel (20)

Software/System Development Life Cycle
Software/System Development Life CycleSoftware/System Development Life Cycle
Software/System Development Life Cycle
 
Network Infrastructure for E-commerce | Part I
Network Infrastructure for E-commerce | Part INetwork Infrastructure for E-commerce | Part I
Network Infrastructure for E-commerce | Part I
 
PrestaShop Kathmandu Ecommerce Meetup #2
PrestaShop Kathmandu Ecommerce Meetup #2PrestaShop Kathmandu Ecommerce Meetup #2
PrestaShop Kathmandu Ecommerce Meetup #2
 
Marketing Information System (MkIS)
Marketing Information System (MkIS)Marketing Information System (MkIS)
Marketing Information System (MkIS)
 
Primary Memory: RAM, ROM and their Types
Primary Memory: RAM, ROM and their TypesPrimary Memory: RAM, ROM and their Types
Primary Memory: RAM, ROM and their Types
 
OUTPUT DEVICES: MONITORS (CRT, LCD, LED, PLASMA)
OUTPUT DEVICES: MONITORS (CRT, LCD, LED, PLASMA)OUTPUT DEVICES: MONITORS (CRT, LCD, LED, PLASMA)
OUTPUT DEVICES: MONITORS (CRT, LCD, LED, PLASMA)
 
Touch Screens and Scanner
Touch Screens and ScannerTouch Screens and Scanner
Touch Screens and Scanner
 
BBA First Semester | Course introduction
BBA First Semester | Course introductionBBA First Semester | Course introduction
BBA First Semester | Course introduction
 
Software Agents & Their Taxonomy | Ecommerce BBA Handout
Software Agents & Their Taxonomy | Ecommerce BBA HandoutSoftware Agents & Their Taxonomy | Ecommerce BBA Handout
Software Agents & Their Taxonomy | Ecommerce BBA Handout
 
How to be THIN and SKINNY - 5 Simple Tips
How to be THIN and SKINNY - 5 Simple TipsHow to be THIN and SKINNY - 5 Simple Tips
How to be THIN and SKINNY - 5 Simple Tips
 
BBA 6th Orientation
BBA 6th OrientationBBA 6th Orientation
BBA 6th Orientation
 
Computer Network | BBA First Semester
Computer Network | BBA First SemesterComputer Network | BBA First Semester
Computer Network | BBA First Semester
 
Short Questions Collections | BBA First Semester
Short Questions Collections | BBA First SemesterShort Questions Collections | BBA First Semester
Short Questions Collections | BBA First Semester
 
Detailed format for E-commerce project report |BBA
Detailed format for E-commerce project report |BBADetailed format for E-commerce project report |BBA
Detailed format for E-commerce project report |BBA
 
Firewall and It's Types
Firewall and It's TypesFirewall and It's Types
Firewall and It's Types
 
PrestaShop - Kathmandu Ecommerce Meetup #1
PrestaShop - Kathmandu Ecommerce Meetup #1PrestaShop - Kathmandu Ecommerce Meetup #1
PrestaShop - Kathmandu Ecommerce Meetup #1
 
E-environment
E-environmentE-environment
E-environment
 
Electronic Data Interchange (EDI) | E-Commerce
Electronic Data Interchange (EDI) | E-CommerceElectronic Data Interchange (EDI) | E-Commerce
Electronic Data Interchange (EDI) | E-Commerce
 
Internet Marketing Basics | E-Commerce
Internet Marketing Basics | E-CommerceInternet Marketing Basics | E-Commerce
Internet Marketing Basics | E-Commerce
 
Computer History, Generations, Types and IO
Computer History, Generations, Types and IOComputer History, Generations, Types and IO
Computer History, Generations, Types and IO
 

Recently uploaded

Best Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDABest Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDA
deeptiverma2406
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
DhatriParmar
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
vaibhavrinwa19
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
Marketing internship report file for MBA
Marketing internship report file for MBAMarketing internship report file for MBA
Marketing internship report file for MBA
gb193092
 
Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
Peter Windle
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
SACHIN R KONDAGURI
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
Advantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO PerspectiveAdvantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO Perspective
Krisztián Száraz
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 
Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.
Ashokrao Mane college of Pharmacy Peth-Vadgaon
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
EduSkills OECD
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
EverAndrsGuerraGuerr
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
Vikramjit Singh
 
Multithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race conditionMultithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race condition
Mohammed Sikander
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star   -  Saka Neela TaraOperation Blue Star   -  Saka Neela Tara
Operation Blue Star - Saka Neela Tara
Balvir Singh
 
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
Levi Shapiro
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
Special education needs
 
Pride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School DistrictPride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School District
David Douglas School District
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
camakaiclarkmusic
 

Recently uploaded (20)

Best Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDABest Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDA
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
Marketing internship report file for MBA
Marketing internship report file for MBAMarketing internship report file for MBA
Marketing internship report file for MBA
 
Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
Advantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO PerspectiveAdvantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO Perspective
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 
Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
 
Multithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race conditionMultithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race condition
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star   -  Saka Neela TaraOperation Blue Star   -  Saka Neela Tara
Operation Blue Star - Saka Neela Tara
 
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
 
Pride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School DistrictPride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School District
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
 

Introduction to Bus | Address, Data, Control Bus

  • 1. INTRODUCTION TO BUS ADDRESS BUS, DATA BUS, CONTROL BUS UNITV: Central Processing Unit (CPU) Reference Notes for CSITA, BBA First SEMESTER, PRIME COLLEGE © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 2. CONTENTS ▪ Describe the operation of a computer at the functional level ▪ Explain the function of the main components of a computer system ▪ Detail the interaction of computer sub-systems ▪ Detail the organization of computer sub-systems © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 3. COMPUTER ORGANIZATION • Architecture provides a good understanding of what a microprocessor can do; provides no information how to use the processor in a bigger system. • In order to design a computing system, more information is needed than the instruction set and CPU Cycle • Computer system subsystems: • CPU • Buses • Memory • Input/Output © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 4. CPU ▪ The Central Processing Unit (CPU a.k.a. Processor) is the chip which acts as a control center for all operations. It executes instructions (a program) which are contained in the memory section. ▪ Basic operations involve ▪ the transfer of data between itself and the memory section ▪ manipulation of data in the memory section or stored internally ▪ the transfer of data between itself and input/output devices ▪ The CPU is said to be the brains of any computer system. It provides all the timing and control signals necessary to transfer data from one point to another in the system. © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 5. INTRODUCTION TO BUS ▪ Collection of wires through which data is transmitted from one part of a computer to another is known as bus. ▪ It is an electrical or digital pathway through which bits are transmitted between the various computer components. ▪ The term bus refers to the internal bus of a computer system. It is also known as communication pathways. ▪ In other words, bus is the channel which lets the parts of a computer communicates with each other. © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 6. INTRODUCTION.. ▪ It is a bus that connects all the internal components to the CPU and main memory. ▪ The size of a bus, known as width is important because it determines how much data can be transmitted at one time. ▪ Buses transfer data in parallel. ▪ In a 32 bit bus, data are sent over 32 wires simultaneously. ▪ Every bus has a clock speed measured in MHz. © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 7. SYSTEM BUSES ▪ Set of wires, that interconnects all the components (subsystems) of a computer ▪ A source component sources out data onto the bus ▪ A destination component inputs data from the bus ▪ May have a hierarchy of buses ▪ Address, data and control buses to access memory and an I/O controller. ▪ Second set of buses from I/O controller to attached devices/peripherals ▪ Peripheral Component Interconnect(PCI) bus is an example of a very common local bus © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 8. © Sagar Pokhrel, Faculty - CSITA, Prime College Fig: System Bus (Data,Address and Control Bus)
  • 9. ADDRESS BUS ▪ It is a channel which transmits addresses of data (not the data) from the CPU to memory. ▪ The address bus consists of 16,24, or 32 parallel signal lines. ▪ The number of lines (wires) determines the amount of memory that can be directly addressed as each line carries one bit of the address. ▪ If the CPU has N address lines, then it can directly address 2N address lines. ▪ For example, a computer with 32 bit address can address 4GB of physical memory. © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 10. ADDRESS BUS ▪ CPU reads/writes data from the memory by addressing a unique location; outputs the location of the data (aka address) on the address bus; memory uses this address to access the proper data. ▪ Each I/O device (such as monitor, keypad, etc) has a unique address as well (or a range of addresses); when accessing a I/O device, CPU places its address on the address bus. Each device will detect if it is its own address and act accordingly ▪ Devices always receive data from the CPU; CPU never reads the address buss (it is never addressed) © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 11. DATA BUS ▪ Data bus is a channel across which actual data are transferred between the CPU, memory and I/O devices. ▪ The data bus consists of 8, 16, 32 or 64 parallel signal lines. Because each wire can transfer 1 bit of data at a time, an 8 wire bus can move 8 bits at a time which is a full byte. ▪ The number of wires in the bus affects the speed at which data can travel between hardware components. The wider the data bus, more data it can carry at one time. ▪ The data bus is bidirectional this means that the CPU can read data in from memory or it can send data out to memory. © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 12. DATA BUS ▪ When the CPU fetches data from memory, it first outputs the address on the address bus, then the memory outputs the data onto the data bus; the CPU reads the data from data bus ▪ When writing data onto the memory, the CPU outputs first the address on the address bus, then outputs the data onto the output bus; memory then reads and stores the data at the proper location ▪ The process to read/write to a I/O device is similar © Sagar Pokhrel, Faculty - CSITA, Prime College
  • 13. CONTROL BUS ▪ The physical connections that carry control information between the CPU and other devices within the computer. This bus is mostly a collection of unidirectional signals. ▪ It is the path for all timing and controlling functions sent by the control units to other units of the system. ▪ It carries signals that report the status of various devices. ▪ These signals indicate whether the data is to be read into or written out the CPU, whether the CPU is accessing memory or an IO device, and whether the I/O device or memory is ready for the data transfer ▪ For example, one line of the bus is used to indicate whether the CPU is currently reading from or writing to main memory. Others are I/O Read/Write © Sagar Pokhrel, Faculty - CSITA, Prime College