SlideShare a Scribd company logo
INTRODUCTION
+ .
.
+ .
.
+
. +
+ .
.
+
(a)
(b)
(c)
(d)
(e)
Solving Three variable function with K – Map
Z = f(A,B,C) = A̅B̅C̅ + AB + ABC + AC
= A̅B̅C̅ + ABC + ABC +ABC + ABC + ABC
Sol. is F = B + AC + AC
Productionof Sums Simplification
e.g. F(A ,B ,C ,D) = Σ(0,1,2,5,8,9,10)
Solution:Creating a four variable K-map for above function , we have
In this K–map combination of 0s are made to get solution for complement of F.
so, F’ = AB + CD + BD’
Now F = (F’)’ = (AB + CD + BD’)’
= (A’ + B’) . (C’ + D’) . (B’ + D)
Which is required product of sum simplification.
Don’t Care Conditions
Till now we have discussed function in which the combination of variable are either 0 or 1 and
accordingly map created. The combination usually taken from the truth table for which the
value is evaluated to 1. value for all other combination is assumed to be 0. however this not
always true. There may be some certain application where for certain combination, there are
no output value e.g. in some digital circuit, if we have to take six input combination, we have to
take 3 input variables leading to total of 2³ i.e. 8 combinations. So out of these 8
combinations 2 will be unused. So we don’t care about these value. These don’t care condition
can be used in map to have simpler structure. Don’t Care combination on a K-Map are marked
with ‘X’ to distinguish them from value 0 or 1. Following point should be taken while making
combination with don’t care squares-
1. If a combination with equal no. of squares is possible with higher no. of 1’s then that
combination is given preference over the combination that contain more no. ‘X’ squares.
2. It is not necessary that all squares containing ‘X’ take part in making combinations.
3. Each combination containing X must have atleast one 1.
Example : Simplify F (w, x, y, z) = Σ(1, 3, 7, 11, 15)
D(w, x, y, z) = Σ(0, 2, 5)
Solution :Creatinga four variable K-map –
Finding common value in combination, the solution will be
F = wz + yz
IMPLEMENTING BOOLEAN EXPRESSION AS DIGITAL CIRCUITS
For any Boolean function you can design an electronicand vice versa. Since Boolean function only
requirethe AND , OR, and NOT boolean operators,which will be used to representAND (.), binary
OR (+) and compliment (‘) respectivelyin Boolean algebraicfunctions.
Using these gate we can design logical diagram for any of the Boolean function.
Some other logic gates which are very commonly used in designing logic circuit are given as below :
NAND and NOR gates as UniversalGates
One interestingfact is that you only need a single gate type to implement any electronic circuit. There
are two gates which serve this purpose. There are NAND gate and NOR gate that is why these gate
also known as universalgates.
Converting A Function Into Logic Diagram With Only NAND Gates : Following step s have
performedfor doing this:
1. Get the simplified form of function in sum of product form.
2. Draw a NAND gate for each productterm of the function that has at least two variable . Thesewill
become firstlevel gate.
3.Draw a single NAND gate in second level that have input as output from first level gate.
4. Termwith single variablecan be complementedand applied as input to second level NAND gate.
Now using same rule we will convert AND, OR And NOT into NAND gate circuits.Remember function
for these gates are already in simplified form.
NOT, AND, & OR gates equivalentto NAND gate :
E.g. F = (AB+CD) . BC
Let us draw logical diagram for this
Implementing Logic Circuit Using NOR Gate Only
For two level circuit, following step are performed :
1. Simplify function in product of sum form.
2. Apply same step as two level NAND implementation except term for firs level NOR gates are sum
terms.
3. Similarly,a single variableterm will need one input NOR gate.
NOT, OR & AND gates equivalentto NOR gate:
Boolean Algebra by SUKHDEEP SINGH

More Related Content

What's hot

And or graph problem reduction using predicate logic
And or graph problem reduction using predicate logicAnd or graph problem reduction using predicate logic
And or graph problem reduction using predicate logic
Mohanlal Sukhadia University (MLSU)
 
Computer Graphics - Hidden Line Removal Algorithm
Computer Graphics - Hidden Line Removal AlgorithmComputer Graphics - Hidden Line Removal Algorithm
Computer Graphics - Hidden Line Removal Algorithm
Jyotiraman De
 
actel fpga problems
actel fpga problemsactel fpga problems
actel fpga problemsAnish Gupta
 
K-MAP(KARNAUGH MAP)BY THE SILENT PROGRAMMER
K-MAP(KARNAUGH MAP)BY THE SILENT PROGRAMMERK-MAP(KARNAUGH MAP)BY THE SILENT PROGRAMMER
K-MAP(KARNAUGH MAP)BY THE SILENT PROGRAMMER
kunal kishore
 
xilinx fpga problems
xilinx fpga problemsxilinx fpga problems
xilinx fpga problemsAnish Gupta
 
Combinatorial optimization CO-2
Combinatorial optimization CO-2Combinatorial optimization CO-2
Combinatorial optimization CO-2
man003
 
Ijcatr03051008Implementation of Matrix based Mapping Method Using Elliptic Cu...
Ijcatr03051008Implementation of Matrix based Mapping Method Using Elliptic Cu...Ijcatr03051008Implementation of Matrix based Mapping Method Using Elliptic Cu...
Ijcatr03051008Implementation of Matrix based Mapping Method Using Elliptic Cu...
Editor IJCATR
 
Population Project
Population ProjectPopulation Project
Population Project
Mikaela_Fringer
 
1422798749.2779lecture 5
1422798749.2779lecture 51422798749.2779lecture 5
1422798749.2779lecture 5
SRM UNIVERSITY, RAMAPURAM
 
Next-Gen shaders (2008)
Next-Gen shaders (2008)Next-Gen shaders (2008)
Next-Gen shaders (2008)
Korhan Bircan
 
Curves and Surfaces
Curves and SurfacesCurves and Surfaces
Curves and Surfaces
Syed Zaid Irshad
 
Problem reduction AND OR GRAPH & AO* algorithm.ppt
Problem reduction AND OR GRAPH & AO* algorithm.pptProblem reduction AND OR GRAPH & AO* algorithm.ppt
Problem reduction AND OR GRAPH & AO* algorithm.ppt
arunsingh660
 
Definite Integral Review
Definite Integral ReviewDefinite Integral Review
Definite Integral ReviewSharon Henry
 
Hidden Surfaces
Hidden SurfacesHidden Surfaces
Hidden Surfaces
HiteshJain007
 
Second derivative and graphing
Second derivative and graphingSecond derivative and graphing
Second derivative and graphingmcftay15
 
Co clustering by-block_value_decomposition
Co clustering by-block_value_decompositionCo clustering by-block_value_decomposition
Co clustering by-block_value_decompositionAllenWu
 
AP Calculus AB April 17, 2009
AP Calculus AB April 17, 2009AP Calculus AB April 17, 2009
AP Calculus AB April 17, 2009
Darren Kuropatwa
 
15 puzzle problem using branch and bound
15 puzzle problem using branch and bound15 puzzle problem using branch and bound
15 puzzle problem using branch and bound
Abhishek Singh
 
Chapter 9 morphological image processing
Chapter 9   morphological image processingChapter 9   morphological image processing
Chapter 9 morphological image processing
Ahmed Daoud
 

What's hot (20)

And or graph problem reduction using predicate logic
And or graph problem reduction using predicate logicAnd or graph problem reduction using predicate logic
And or graph problem reduction using predicate logic
 
Computer Graphics - Hidden Line Removal Algorithm
Computer Graphics - Hidden Line Removal AlgorithmComputer Graphics - Hidden Line Removal Algorithm
Computer Graphics - Hidden Line Removal Algorithm
 
actel fpga problems
actel fpga problemsactel fpga problems
actel fpga problems
 
K-MAP(KARNAUGH MAP)BY THE SILENT PROGRAMMER
K-MAP(KARNAUGH MAP)BY THE SILENT PROGRAMMERK-MAP(KARNAUGH MAP)BY THE SILENT PROGRAMMER
K-MAP(KARNAUGH MAP)BY THE SILENT PROGRAMMER
 
xilinx fpga problems
xilinx fpga problemsxilinx fpga problems
xilinx fpga problems
 
Combinatorial optimization CO-2
Combinatorial optimization CO-2Combinatorial optimization CO-2
Combinatorial optimization CO-2
 
Ijcatr03051008Implementation of Matrix based Mapping Method Using Elliptic Cu...
Ijcatr03051008Implementation of Matrix based Mapping Method Using Elliptic Cu...Ijcatr03051008Implementation of Matrix based Mapping Method Using Elliptic Cu...
Ijcatr03051008Implementation of Matrix based Mapping Method Using Elliptic Cu...
 
Population Project
Population ProjectPopulation Project
Population Project
 
1422798749.2779lecture 5
1422798749.2779lecture 51422798749.2779lecture 5
1422798749.2779lecture 5
 
Next-Gen shaders (2008)
Next-Gen shaders (2008)Next-Gen shaders (2008)
Next-Gen shaders (2008)
 
Curves and Surfaces
Curves and SurfacesCurves and Surfaces
Curves and Surfaces
 
Problem reduction AND OR GRAPH & AO* algorithm.ppt
Problem reduction AND OR GRAPH & AO* algorithm.pptProblem reduction AND OR GRAPH & AO* algorithm.ppt
Problem reduction AND OR GRAPH & AO* algorithm.ppt
 
Definite Integral Review
Definite Integral ReviewDefinite Integral Review
Definite Integral Review
 
Hidden Surfaces
Hidden SurfacesHidden Surfaces
Hidden Surfaces
 
Second derivative and graphing
Second derivative and graphingSecond derivative and graphing
Second derivative and graphing
 
Co clustering by-block_value_decomposition
Co clustering by-block_value_decompositionCo clustering by-block_value_decomposition
Co clustering by-block_value_decomposition
 
AP Calculus AB April 17, 2009
AP Calculus AB April 17, 2009AP Calculus AB April 17, 2009
AP Calculus AB April 17, 2009
 
15 puzzle problem using branch and bound
15 puzzle problem using branch and bound15 puzzle problem using branch and bound
15 puzzle problem using branch and bound
 
Chapter 9 morphological image processing
Chapter 9   morphological image processingChapter 9   morphological image processing
Chapter 9 morphological image processing
 
Lar calc10 ch07_sec1
Lar calc10 ch07_sec1Lar calc10 ch07_sec1
Lar calc10 ch07_sec1
 

Viewers also liked

Petit dejeuner assurance _14_janvier_2016
Petit dejeuner assurance _14_janvier_2016Petit dejeuner assurance _14_janvier_2016
Petit dejeuner assurance _14_janvier_2016
Bruno Seznec
 
Mineral and power resources
Mineral and power resourcesMineral and power resources
Mineral and power resources
Manisha Bhatt
 
147528442 consumer-durables
147528442 consumer-durables147528442 consumer-durables
147528442 consumer-durables
homeworkping3
 

Viewers also liked (7)

6.3.1 Next
6.3.1 Next6.3.1 Next
6.3.1 Next
 
6.3.3 Psacr
6.3.3 Psacr6.3.3 Psacr
6.3.3 Psacr
 
6.5.3primarycell2
6.5.3primarycell26.5.3primarycell2
6.5.3primarycell2
 
Lauren Harrett Resume 3-3-2016
Lauren Harrett Resume 3-3-2016Lauren Harrett Resume 3-3-2016
Lauren Harrett Resume 3-3-2016
 
Petit dejeuner assurance _14_janvier_2016
Petit dejeuner assurance _14_janvier_2016Petit dejeuner assurance _14_janvier_2016
Petit dejeuner assurance _14_janvier_2016
 
Mineral and power resources
Mineral and power resourcesMineral and power resources
Mineral and power resources
 
147528442 consumer-durables
147528442 consumer-durables147528442 consumer-durables
147528442 consumer-durables
 

Similar to Boolean Algebra by SUKHDEEP SINGH

Chapter-3.pptx
Chapter-3.pptxChapter-3.pptx
Chapter-3.pptx
AliaaTarek5
 
Chapter 3 2
Chapter 3 2Chapter 3 2
Chapter 3 2
Ch Farhan
 
DLD Lecture No 16 Don't `Care Conditions, Nand gate Implementation.pptx
DLD Lecture No 16 Don't `Care Conditions, Nand gate Implementation.pptxDLD Lecture No 16 Don't `Care Conditions, Nand gate Implementation.pptx
DLD Lecture No 16 Don't `Care Conditions, Nand gate Implementation.pptx
SaveraAyub2
 
Digital Logic
Digital LogicDigital Logic
Digital Logic
Dilum Bandara
 
Algorithms Design Homework Help
Algorithms Design Homework HelpAlgorithms Design Homework Help
Algorithms Design Homework Help
Programming Homework Help
 
B sc ii sem unit 2(b) ba
B sc ii sem unit 2(b) baB sc ii sem unit 2(b) ba
B sc ii sem unit 2(b) ba
MahiboobAliMulla
 
Algorithms Design Exam Help
Algorithms Design Exam HelpAlgorithms Design Exam Help
Algorithms Design Exam Help
Programming Exam Help
 
Digtial Image Processing Q@A
Digtial Image Processing Q@ADigtial Image Processing Q@A
Digtial Image Processing Q@A
Chung Hua Universit
 
Lab 3 Multi-Function Gate
Lab 3   Multi-Function GateLab 3   Multi-Function Gate
Lab 3 Multi-Function Gate
Katrina Little
 
WEEK 4- DLD-GateLvelMinimization.pptx
WEEK 4- DLD-GateLvelMinimization.pptxWEEK 4- DLD-GateLvelMinimization.pptx
WEEK 4- DLD-GateLvelMinimization.pptx
TaoqeerRajput
 
K map
K mapK map
SAMPLE QUESTIONExercise 1 Consider the functionf (x,C).docx
SAMPLE QUESTIONExercise 1 Consider the functionf (x,C).docxSAMPLE QUESTIONExercise 1 Consider the functionf (x,C).docx
SAMPLE QUESTIONExercise 1 Consider the functionf (x,C).docx
agnesdcarey33086
 
5.3 dynamic programming 03
5.3 dynamic programming 035.3 dynamic programming 03
5.3 dynamic programming 03
Krish_ver2
 
Ec2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.orgEc2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.org
annaunivedu
 
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
ijcisjournal
 
Goldie chapter 4 function
Goldie chapter 4 functionGoldie chapter 4 function
Goldie chapter 4 function
Sarah Sue Calbio
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
saravana kumaar
 
Basic gates and boolean algebra
Basic gates and boolean algebraBasic gates and boolean algebra
Basic gates and boolean algebraSudheesh S Madhav
 
Chapter 3: Simplification of Boolean Function
Chapter 3: Simplification of Boolean FunctionChapter 3: Simplification of Boolean Function
Chapter 3: Simplification of Boolean Function
Er. Nawaraj Bhandari
 

Similar to Boolean Algebra by SUKHDEEP SINGH (20)

Chapter-3.pptx
Chapter-3.pptxChapter-3.pptx
Chapter-3.pptx
 
Chapter 3 2
Chapter 3 2Chapter 3 2
Chapter 3 2
 
DLD Lecture No 16 Don't `Care Conditions, Nand gate Implementation.pptx
DLD Lecture No 16 Don't `Care Conditions, Nand gate Implementation.pptxDLD Lecture No 16 Don't `Care Conditions, Nand gate Implementation.pptx
DLD Lecture No 16 Don't `Care Conditions, Nand gate Implementation.pptx
 
Digital Logic
Digital LogicDigital Logic
Digital Logic
 
Algorithms Design Homework Help
Algorithms Design Homework HelpAlgorithms Design Homework Help
Algorithms Design Homework Help
 
B sc ii sem unit 2(b) ba
B sc ii sem unit 2(b) baB sc ii sem unit 2(b) ba
B sc ii sem unit 2(b) ba
 
Algorithms Design Exam Help
Algorithms Design Exam HelpAlgorithms Design Exam Help
Algorithms Design Exam Help
 
Ecc2
Ecc2Ecc2
Ecc2
 
Digtial Image Processing Q@A
Digtial Image Processing Q@ADigtial Image Processing Q@A
Digtial Image Processing Q@A
 
Lab 3 Multi-Function Gate
Lab 3   Multi-Function GateLab 3   Multi-Function Gate
Lab 3 Multi-Function Gate
 
WEEK 4- DLD-GateLvelMinimization.pptx
WEEK 4- DLD-GateLvelMinimization.pptxWEEK 4- DLD-GateLvelMinimization.pptx
WEEK 4- DLD-GateLvelMinimization.pptx
 
K map
K mapK map
K map
 
SAMPLE QUESTIONExercise 1 Consider the functionf (x,C).docx
SAMPLE QUESTIONExercise 1 Consider the functionf (x,C).docxSAMPLE QUESTIONExercise 1 Consider the functionf (x,C).docx
SAMPLE QUESTIONExercise 1 Consider the functionf (x,C).docx
 
5.3 dynamic programming 03
5.3 dynamic programming 035.3 dynamic programming 03
5.3 dynamic programming 03
 
Ec2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.orgEc2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.org
 
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
 
Goldie chapter 4 function
Goldie chapter 4 functionGoldie chapter 4 function
Goldie chapter 4 function
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Basic gates and boolean algebra
Basic gates and boolean algebraBasic gates and boolean algebra
Basic gates and boolean algebra
 
Chapter 3: Simplification of Boolean Function
Chapter 3: Simplification of Boolean FunctionChapter 3: Simplification of Boolean Function
Chapter 3: Simplification of Boolean Function
 

Boolean Algebra by SUKHDEEP SINGH

  • 1.
  • 4.
  • 5.
  • 6.
  • 7. Solving Three variable function with K – Map Z = f(A,B,C) = A̅B̅C̅ + AB + ABC + AC = A̅B̅C̅ + ABC + ABC +ABC + ABC + ABC Sol. is F = B + AC + AC
  • 8. Productionof Sums Simplification e.g. F(A ,B ,C ,D) = Σ(0,1,2,5,8,9,10) Solution:Creating a four variable K-map for above function , we have In this K–map combination of 0s are made to get solution for complement of F. so, F’ = AB + CD + BD’ Now F = (F’)’ = (AB + CD + BD’)’ = (A’ + B’) . (C’ + D’) . (B’ + D) Which is required product of sum simplification.
  • 9. Don’t Care Conditions Till now we have discussed function in which the combination of variable are either 0 or 1 and accordingly map created. The combination usually taken from the truth table for which the value is evaluated to 1. value for all other combination is assumed to be 0. however this not always true. There may be some certain application where for certain combination, there are no output value e.g. in some digital circuit, if we have to take six input combination, we have to take 3 input variables leading to total of 2³ i.e. 8 combinations. So out of these 8 combinations 2 will be unused. So we don’t care about these value. These don’t care condition can be used in map to have simpler structure. Don’t Care combination on a K-Map are marked with ‘X’ to distinguish them from value 0 or 1. Following point should be taken while making combination with don’t care squares- 1. If a combination with equal no. of squares is possible with higher no. of 1’s then that combination is given preference over the combination that contain more no. ‘X’ squares. 2. It is not necessary that all squares containing ‘X’ take part in making combinations. 3. Each combination containing X must have atleast one 1.
  • 10. Example : Simplify F (w, x, y, z) = Σ(1, 3, 7, 11, 15) D(w, x, y, z) = Σ(0, 2, 5) Solution :Creatinga four variable K-map – Finding common value in combination, the solution will be F = wz + yz
  • 11. IMPLEMENTING BOOLEAN EXPRESSION AS DIGITAL CIRCUITS For any Boolean function you can design an electronicand vice versa. Since Boolean function only requirethe AND , OR, and NOT boolean operators,which will be used to representAND (.), binary OR (+) and compliment (‘) respectivelyin Boolean algebraicfunctions. Using these gate we can design logical diagram for any of the Boolean function.
  • 12.
  • 13. Some other logic gates which are very commonly used in designing logic circuit are given as below :
  • 14. NAND and NOR gates as UniversalGates One interestingfact is that you only need a single gate type to implement any electronic circuit. There are two gates which serve this purpose. There are NAND gate and NOR gate that is why these gate also known as universalgates. Converting A Function Into Logic Diagram With Only NAND Gates : Following step s have performedfor doing this: 1. Get the simplified form of function in sum of product form. 2. Draw a NAND gate for each productterm of the function that has at least two variable . Thesewill become firstlevel gate. 3.Draw a single NAND gate in second level that have input as output from first level gate. 4. Termwith single variablecan be complementedand applied as input to second level NAND gate. Now using same rule we will convert AND, OR And NOT into NAND gate circuits.Remember function for these gates are already in simplified form.
  • 15. NOT, AND, & OR gates equivalentto NAND gate :
  • 16. E.g. F = (AB+CD) . BC Let us draw logical diagram for this
  • 17.
  • 18. Implementing Logic Circuit Using NOR Gate Only For two level circuit, following step are performed : 1. Simplify function in product of sum form. 2. Apply same step as two level NAND implementation except term for firs level NOR gates are sum terms. 3. Similarly,a single variableterm will need one input NOR gate. NOT, OR & AND gates equivalentto NOR gate: