SlideShare a Scribd company logo
Unit- 1
Combinational Circuits
(Adders, Subtractors, Code Converters)
Presentation
By
Dr. Kesavan Gopal
Course: CSE211: Computer
Organization and Design
Outline
• Designing of Combinational Circuit
• Combinational Circuit Design Procedure
• Practical Design Consideration
• Adders
– Half- Adders - Definition, Procedure
– Full Adders - Definition, Procedure
• Subtractor
– Half- Subtractors - Definition, Procedure
– Full Subtractors - Definition, Procedure
• Code Converters
Designing of Combinational Circuit
• Defn: The design of combinational circuits starts
from the verbal outline of the problem and ends in
a logic circuit diagram or a set of Boolean functions
from which the logic diagram can be easily
obtained.
Combinational Circuit Design Procedure
1. The problem is stated
2. The number of available input variables and
required output variables is determined.
3. The input and output variables are assigned letter
symbols.
4. The truth table that defines the required
relationships between inputs and outputs is
derived.
5. The simplified Boolean function for each output is
obtained
6. The Logic diagram is drawn.
Practical Design Consideration
A practical design method would have to consider
such constraints as:
1. Minimum number of gates
2. Minimum number of inputs to a gate
3. Minimum propagation time of the signal through
the circuit.
4. Minimum number of interconnections
5. Limitations of the driving capabilities of each gate
ADDERS
• Digital Computers performs variety of information
processing tasks.
• Addition of two binary digits.
• WKT: Augend, addend, Sum, Carry
• Half-Adder: A combinational circuit that performs
the addition of two bits is called a half-adder.
• Full Adder: A combinational circuit that performs
the addition of three bits is a full-adder.
• Two half adders - to implement a full adder.
HALF - ADDERS
Step 1: Two binary inputs and two binary outputs.
Step 2: The two variables designate Augend and
addend bits. The output variables produce the sum
and carry.
Step 3: Two input variables say x & y and two output
variables S (for sum) and C (for carry).
Step 4: Truth table formulation as below.
Cont…
Step 5: The simplified SOP expressions are:
S = x’y + xy’
C = x y
Step 6: Logic Diagram – Various implementations of
Half-Adders:
Cont…
FULL - ADDERS
Step 1: Three binary inputs and two binary outputs.
Step 2: The Three variables designate Augend and
addend bits. The output variables produce the sum
and carry.
Step 3: Three input variables say x, y & z and two
output variables S (for sum) and C (for carry).
Step 4: Truth table formulation as below.
Cont…
Step 5: The simplified SOP expressions are:
S = x’y’z +x’yz’ + xy’z’ + xyz
C = x y + xz + yz
Step 6: Logic Diagram – Various implementations of
Full-Adders:
Cont…
SUBTRACTORs
• Taking the complement of the subtrahend and
adding it to the minuend.
• Full adders are used for implementation
HALF- SUBTRACTOR
• Defn: A Half-Subtractor is a combinational circuit that
subtracts two bits and produces their difference. It
also has an output to specify if a 1 has been
borrowed.
• Designate the minuend bit with x and subtrahend bit
by y.
• To perform x - y, we have to check the relative
magnitudes of x and y. the result is called the
difference bit. x<y, we have to 0 - 1 and it is necessary
to borrow a 1 from the next higher stage.
• Symbol: Difference D; Borrow B:
• Truth Table:
HALF- SUBTRACTOR
• Boolean function:
• D = x’y + x y’
• B = x’y
• Note: D exactly same as that of the S of half
adder.
FULL - SUBTRACTOR
• Defn: A full- subtractor is combinational circuit that
performs a subtraction between two bits, taking
into account that a 1 may have been borrowed by
a lower significant stage.
• Three inputs and two outputs
• The three inputs x,y and z namely the minuend,
subtrahend and previous borrow respectively. The
two output D and B represent the difference and
output borrow.
FULL - SUBTRACTOR
• Truth Table:
• Simplified Boolean functions:
D = x'y'z + x'yz’ + xy'z' + xyz
B = x'y + x'z + yz
Code- Converters
Application: Combinational Circuit
Examples: BCD to Excess 3 Code converter
Workout
References
[1] Digital Logic and Computer Design by Morris
Mano, 2nd Edition.
Queries ?

More Related Content

Similar to 1. Combinational Logic Circutis with examples (1).pdf

Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdf
TamiratDejene1
 
cs 3351 dpco
cs 3351 dpcocs 3351 dpco
cs 3351 dpco
udhayaveenaa
 
Digital Electronics Unit_2.pptx
Digital Electronics Unit_2.pptxDigital Electronics Unit_2.pptx
Digital Electronics Unit_2.pptx
Thapar Institute
 
Unit 3 combinational circuits
Unit 3  combinational circuitsUnit 3  combinational circuits
Unit 3 combinational circuits
AmrutaMehata
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
Bindu Madhavi
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
Bindu Madhavi
 
Lata digital electronics
Lata digital electronicsLata digital electronics
Lata digital electronics
lata kushwaha
 
Computer Organization and Architecture Presentation
Computer Organization and Architecture PresentationComputer Organization and Architecture Presentation
Computer Organization and Architecture Presentation
ChiragBhardwaj52
 
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
ISMT College
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
ssuserf7cd2b
 
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptxDLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
SaveraAyub2
 
Combinational circuits r011
Combinational circuits   r011Combinational circuits   r011
Combinational circuits r011
arunachalamr16
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logic
Deepak John
 
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECEDigital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
SeshaVidhyaS
 
Half Subtractor : Combiational Circuit
Half Subtractor : Combiational CircuitHalf Subtractor : Combiational Circuit
Half Subtractor : Combiational Circuit
DoCircuits
 
Data flow model -Lecture-4
Data flow model -Lecture-4Data flow model -Lecture-4
Data flow model -Lecture-4
Dr.YNM
 
Combinationalcircuits
CombinationalcircuitsCombinationalcircuits
Combinationalcircuits
Amjad Khan
 
Introduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adderIntroduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adder
hymalakshmitirumani
 
Lect 1 unit 2.pdf
Lect 1 unit 2.pdfLect 1 unit 2.pdf
Lect 1 unit 2.pdf
saijalvishwakarma12
 
Switching theory unit 2
Switching theory unit 2Switching theory unit 2
Switching theory unit 2
SURBHI SAROHA
 

Similar to 1. Combinational Logic Circutis with examples (1).pdf (20)

Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdf
 
cs 3351 dpco
cs 3351 dpcocs 3351 dpco
cs 3351 dpco
 
Digital Electronics Unit_2.pptx
Digital Electronics Unit_2.pptxDigital Electronics Unit_2.pptx
Digital Electronics Unit_2.pptx
 
Unit 3 combinational circuits
Unit 3  combinational circuitsUnit 3  combinational circuits
Unit 3 combinational circuits
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
Lata digital electronics
Lata digital electronicsLata digital electronics
Lata digital electronics
 
Computer Organization and Architecture Presentation
Computer Organization and Architecture PresentationComputer Organization and Architecture Presentation
Computer Organization and Architecture Presentation
 
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptxDLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
 
Combinational circuits r011
Combinational circuits   r011Combinational circuits   r011
Combinational circuits r011
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logic
 
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECEDigital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
 
Half Subtractor : Combiational Circuit
Half Subtractor : Combiational CircuitHalf Subtractor : Combiational Circuit
Half Subtractor : Combiational Circuit
 
Data flow model -Lecture-4
Data flow model -Lecture-4Data flow model -Lecture-4
Data flow model -Lecture-4
 
Combinationalcircuits
CombinationalcircuitsCombinationalcircuits
Combinationalcircuits
 
Introduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adderIntroduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adder
 
Lect 1 unit 2.pdf
Lect 1 unit 2.pdfLect 1 unit 2.pdf
Lect 1 unit 2.pdf
 
Switching theory unit 2
Switching theory unit 2Switching theory unit 2
Switching theory unit 2
 

More from RohitkumarYadav80

1.pdf
1.pdf1.pdf
PEA305 workbook.pdf
PEA305 workbook.pdfPEA305 workbook.pdf
PEA305 workbook.pdf
RohitkumarYadav80
 
Unit III Heaps.ppt
Unit III Heaps.pptUnit III Heaps.ppt
Unit III Heaps.ppt
RohitkumarYadav80
 
atm-facilities-and-equipment.pptx
atm-facilities-and-equipment.pptxatm-facilities-and-equipment.pptx
atm-facilities-and-equipment.pptx
RohitkumarYadav80
 
unit 1 MCQ 316.pdf
unit 1 MCQ 316.pdfunit 1 MCQ 316.pdf
unit 1 MCQ 316.pdf
RohitkumarYadav80
 
1. Combinational Logic Circutis with examples (1).pdf
1. Combinational Logic Circutis with examples (1).pdf1. Combinational Logic Circutis with examples (1).pdf
1. Combinational Logic Circutis with examples (1).pdf
RohitkumarYadav80
 
PEA305 Lec 0 1 (1).pptx
PEA305 Lec  0 1 (1).pptxPEA305 Lec  0 1 (1).pptx
PEA305 Lec 0 1 (1).pptx
RohitkumarYadav80
 
7. CPU_Unit3 (1).pdf
7. CPU_Unit3 (1).pdf7. CPU_Unit3 (1).pdf
7. CPU_Unit3 (1).pdf
RohitkumarYadav80
 
asymptotic_notations.pdf
asymptotic_notations.pdfasymptotic_notations.pdf
asymptotic_notations.pdf
RohitkumarYadav80
 
JAVA PRACTICE QUESTIONS v1.4.pdf
JAVA PRACTICE QUESTIONS v1.4.pdfJAVA PRACTICE QUESTIONS v1.4.pdf
JAVA PRACTICE QUESTIONS v1.4.pdf
RohitkumarYadav80
 

More from RohitkumarYadav80 (10)

1.pdf
1.pdf1.pdf
1.pdf
 
PEA305 workbook.pdf
PEA305 workbook.pdfPEA305 workbook.pdf
PEA305 workbook.pdf
 
Unit III Heaps.ppt
Unit III Heaps.pptUnit III Heaps.ppt
Unit III Heaps.ppt
 
atm-facilities-and-equipment.pptx
atm-facilities-and-equipment.pptxatm-facilities-and-equipment.pptx
atm-facilities-and-equipment.pptx
 
unit 1 MCQ 316.pdf
unit 1 MCQ 316.pdfunit 1 MCQ 316.pdf
unit 1 MCQ 316.pdf
 
1. Combinational Logic Circutis with examples (1).pdf
1. Combinational Logic Circutis with examples (1).pdf1. Combinational Logic Circutis with examples (1).pdf
1. Combinational Logic Circutis with examples (1).pdf
 
PEA305 Lec 0 1 (1).pptx
PEA305 Lec  0 1 (1).pptxPEA305 Lec  0 1 (1).pptx
PEA305 Lec 0 1 (1).pptx
 
7. CPU_Unit3 (1).pdf
7. CPU_Unit3 (1).pdf7. CPU_Unit3 (1).pdf
7. CPU_Unit3 (1).pdf
 
asymptotic_notations.pdf
asymptotic_notations.pdfasymptotic_notations.pdf
asymptotic_notations.pdf
 
JAVA PRACTICE QUESTIONS v1.4.pdf
JAVA PRACTICE QUESTIONS v1.4.pdfJAVA PRACTICE QUESTIONS v1.4.pdf
JAVA PRACTICE QUESTIONS v1.4.pdf
 

Recently uploaded

Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
IJECEIAES
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
Wearable antenna for antenna applications
Wearable antenna for antenna applicationsWearable antenna for antenna applications
Wearable antenna for antenna applications
Madhumitha Jayaram
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
Victor Morales
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
Mukeshwaran Balu
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
insn4465
 
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
awadeshbabu
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
heavyhaig
 
Series of visio cisco devices Cisco_Icons.ppt
Series of visio cisco devices Cisco_Icons.pptSeries of visio cisco devices Cisco_Icons.ppt
Series of visio cisco devices Cisco_Icons.ppt
PauloRodrigues104553
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
SUTEJAS
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt
KrishnaveniKrishnara1
 
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
ihlasbinance2003
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECTCHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
jpsjournal1
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
NidhalKahouli2
 
bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
Divyam548318
 
Swimming pool mechanical components design.pptx
Swimming pool  mechanical components design.pptxSwimming pool  mechanical components design.pptx
Swimming pool mechanical components design.pptx
yokeleetan1
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Christina Lin
 

Recently uploaded (20)

Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
Wearable antenna for antenna applications
Wearable antenna for antenna applicationsWearable antenna for antenna applications
Wearable antenna for antenna applications
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
 
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
 
Series of visio cisco devices Cisco_Icons.ppt
Series of visio cisco devices Cisco_Icons.pptSeries of visio cisco devices Cisco_Icons.ppt
Series of visio cisco devices Cisco_Icons.ppt
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt
 
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECTCHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
 
bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
 
Swimming pool mechanical components design.pptx
Swimming pool  mechanical components design.pptxSwimming pool  mechanical components design.pptx
Swimming pool mechanical components design.pptx
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
 

1. Combinational Logic Circutis with examples (1).pdf

  • 1. Unit- 1 Combinational Circuits (Adders, Subtractors, Code Converters) Presentation By Dr. Kesavan Gopal Course: CSE211: Computer Organization and Design
  • 2. Outline • Designing of Combinational Circuit • Combinational Circuit Design Procedure • Practical Design Consideration • Adders – Half- Adders - Definition, Procedure – Full Adders - Definition, Procedure • Subtractor – Half- Subtractors - Definition, Procedure – Full Subtractors - Definition, Procedure • Code Converters
  • 3. Designing of Combinational Circuit • Defn: The design of combinational circuits starts from the verbal outline of the problem and ends in a logic circuit diagram or a set of Boolean functions from which the logic diagram can be easily obtained.
  • 4. Combinational Circuit Design Procedure 1. The problem is stated 2. The number of available input variables and required output variables is determined. 3. The input and output variables are assigned letter symbols. 4. The truth table that defines the required relationships between inputs and outputs is derived. 5. The simplified Boolean function for each output is obtained 6. The Logic diagram is drawn.
  • 5. Practical Design Consideration A practical design method would have to consider such constraints as: 1. Minimum number of gates 2. Minimum number of inputs to a gate 3. Minimum propagation time of the signal through the circuit. 4. Minimum number of interconnections 5. Limitations of the driving capabilities of each gate
  • 6. ADDERS • Digital Computers performs variety of information processing tasks. • Addition of two binary digits. • WKT: Augend, addend, Sum, Carry • Half-Adder: A combinational circuit that performs the addition of two bits is called a half-adder. • Full Adder: A combinational circuit that performs the addition of three bits is a full-adder. • Two half adders - to implement a full adder.
  • 7. HALF - ADDERS Step 1: Two binary inputs and two binary outputs. Step 2: The two variables designate Augend and addend bits. The output variables produce the sum and carry. Step 3: Two input variables say x & y and two output variables S (for sum) and C (for carry). Step 4: Truth table formulation as below.
  • 8. Cont… Step 5: The simplified SOP expressions are: S = x’y + xy’ C = x y Step 6: Logic Diagram – Various implementations of Half-Adders:
  • 10. FULL - ADDERS Step 1: Three binary inputs and two binary outputs. Step 2: The Three variables designate Augend and addend bits. The output variables produce the sum and carry. Step 3: Three input variables say x, y & z and two output variables S (for sum) and C (for carry). Step 4: Truth table formulation as below.
  • 11. Cont… Step 5: The simplified SOP expressions are: S = x’y’z +x’yz’ + xy’z’ + xyz C = x y + xz + yz Step 6: Logic Diagram – Various implementations of Full-Adders:
  • 13. SUBTRACTORs • Taking the complement of the subtrahend and adding it to the minuend. • Full adders are used for implementation
  • 14. HALF- SUBTRACTOR • Defn: A Half-Subtractor is a combinational circuit that subtracts two bits and produces their difference. It also has an output to specify if a 1 has been borrowed. • Designate the minuend bit with x and subtrahend bit by y. • To perform x - y, we have to check the relative magnitudes of x and y. the result is called the difference bit. x<y, we have to 0 - 1 and it is necessary to borrow a 1 from the next higher stage. • Symbol: Difference D; Borrow B: • Truth Table:
  • 15. HALF- SUBTRACTOR • Boolean function: • D = x’y + x y’ • B = x’y • Note: D exactly same as that of the S of half adder.
  • 16. FULL - SUBTRACTOR • Defn: A full- subtractor is combinational circuit that performs a subtraction between two bits, taking into account that a 1 may have been borrowed by a lower significant stage. • Three inputs and two outputs • The three inputs x,y and z namely the minuend, subtrahend and previous borrow respectively. The two output D and B represent the difference and output borrow.
  • 17. FULL - SUBTRACTOR • Truth Table: • Simplified Boolean functions: D = x'y'z + x'yz’ + xy'z' + xyz B = x'y + x'z + yz
  • 18. Code- Converters Application: Combinational Circuit Examples: BCD to Excess 3 Code converter Workout
  • 19. References [1] Digital Logic and Computer Design by Morris Mano, 2nd Edition.