SlideShare a Scribd company logo
89HT0832P 16-Lane PCIe 3.0 Retimer
Signal Integrity Products
Enterprise Computing Division
February 2013

©2013 Integrated Device Technology, Inc.
Signal Conditioner Overview
11010
Errors
110X1

11010
Signal
Conditioner
11010

www.IDT.co

PAGE 2
Signal Conditioner Overview


Improved system performance



Improved system reliability



Longer trace/cable



Standards compliance



Unique features or cost reduction

11010
Signal
Conditioner
11010

www.IDT.co

PAGE 3
Retimer Applications
Workstation System
Board

 HPC
 Servers

CPU
PCIe

 Storage
CPU

 Workstations

Slots

 Telecom

T0832P

89H T 08 32 P
Blade server

Protocol:
P=PCIe
No of channels=32
Data rate: 08=8Gbps
Function: T=reTimer
Product group prefix

www.IDT.co

T0832P

CPU

PAGE 4

Back
plane
x16

Blade server
(or I/O tray)
IO
or
CPU
89HT0832P Key Features
8.0Gbps, 16-lane PCIe 3.0 Retimer
●
●
●

Resets total transmitter (TX) jitter budget
32 differential channels, gives 256Gbps throughput
Fully implements PCIe 3.0 Equalization Procedure
●
●

●

RX equalization: Analog CTLE plus 5-tap DFE
TX equalization: 4-tap FIR for de-emphasis

Advanced features
On-die instrumentation: scope and pattern generator/checker

●

Multiple independent link modes:

●

1x16-lanes, 2x8, 4x4, etc.
Independent master and slave ports

Compatibility features
●

Automatic optimization for 2.5 and 5Gbps operation

●

100MHz clock input (SSC with common-clock ,or non-SSC)

●

Receiver detection with termination control

●

Full EI support. Hot-swap support

●

Multiple automatic power reduction modes

Packaging, 345-BGA
●

20mm x 13mm (0.8mm pitch)

●

Green: Commercial & Industrial

www.IDT.co

Presets
RSTB

I2C/SMB, JTAG or automatic EEPROM configuration
●

●

EQ

FIR
serdes

A(0:15)TX(P:N)
B(0:15)RX(P:N)

Automatic timing and signal calibration

●

●

A(0:15)RX(P:N)
B(0:15)TX(P:N)

●

●

Data path

PAGE 5

MSDA/CL, A(2:0)
SSDA/CL, A(2:0)

Control logic
I2C / SMBus & registers

STATUS
GCLK(P:N)
JTAG
89HT0832P Key Features
8.0Gbps, 16-lane PCIe 3.0 Retimer
●
●
●

Resets total transmitter (TX) jitter budget
32 differential channels, gives 256Gbps throughput
Fully implements PCIe 3.0 Equalization Procedure
RX equalization: Analog CTLE plus 5-tap DFE

●

TX equalization: 4-tap FIR for de-emphasis

●

On-die instrumentation: scope and pattern generator/checker

●

Multiple independent link modes:

●

●

1x16-lanes, 2x8, 4x4, etc.

I2C/SMB, JTAG or automatic EEPROM configuration
Independent master and slave ports

Compatibility features
Automatic optimization for 2.5 and 5Gbps operation

●

100MHz clock input (SSC with common-clock ,or non-SSC)

●

Receiver detection with termination control

●

Full EI support. Hot-swap support

●

Multiple automatic power reduction modes

Packaging, 345-BGA
●

20mm x 13mm (0.8mm pitch)

●

Green: Commercial & Industrial

www.IDT.co

Presets
RSTB

●

●

EQ

B(0:15)TX(P:N)

Advanced features RX equalization: Analog CTLE plus 5-tap DFE
● Automatic timing and signal calibration
 TX equalization: 4-tap FIR for de-emphasis

●

●

A(0:15)RX(P:N)

● Fully implements PCIe 3.0 Equalization Procedure

●

●

Data path

PAGE 6

MSDA/CL, A(2:0)
SSDA/CL, A(2:0)

FIR

serdes

Control logic
I2C / SMBus & registers

A(0:15)TX(P:N)
B(0:15)RX(P:N)

STATUS
GCLK(P:N)
JTAG
89HT0832P Key Features
8.0Gbps, 16-lane PCIe 3.0 Retimer
●
●
●

Resets total transmitter (TX) jitter budget
32 differential channels, gives 256Gbps throughput
Fully implements PCIe 3.0 Equalization Procedure
●
●

●

RX equalization: Analog CTLE plus 5-tap DFE
TX equalization: 4-tap FIR for de-emphasis

Advanced features
On-die instrumentation: scope and pattern generator/checker

●

Multiple independent link modes:

●

1x16-lanes, 2x8, 4x4, etc.

Presets
RSTB

FIR
serdes

Control logic

MSDA/CL, calibration
 Automatic timing and signalA(2:0) I2C / SMBus & registers
SSDA/CL, A(2:0)

I2C/SMB, JTAG or automatic EEPROM configuration
●

Independent master and slave ports

Compatibility features
●

Automatic optimization for 2.5 and 5Gbps operation

●

100MHz clock input (SSC with common-clock ,or non-SSC)

●

Receiver detection with termination control

●

Full EI support. Hot-swap support

●

●

EQ

A(0:15)TX(P:N)
B(0:15)RX(P:N)

Automatic timing and signal calibration

●

●

A(0:15)RX(P:N)
B(0:15)TX(P:N)

●

●

Data path

Multiple automatic power reduction modes

Packaging, 345-BGA
●

20mm x 13mm (0.8mm pitch)

●

Green: Commercial & Industrial

www.IDT.co

PAGE 7

STATUS
GCLK(P:N)
JTAG
89HT0832P Key Features
8.0Gbps, 16-lane PCIe 3.0 Retimer
●
●
●

Resets total transmitter (TX) jitter budget
32 differential channels, gives 256Gbps throughput
Fully implements PCIe 3.0 Equalization Procedure
●
●

●

RX equalization: Analog CTLE plus 5-tap DFE
TX equalization: 4-tap FIR for de-emphasis

Advanced features
On-die instrumentation: scope and pattern generator/checker

●

Multiple independent link modes:

●

1x16-lanes, 2x8, 4x4, etc.

Presets
RSTB

FIR
serdes

MSDA/CL, A(2:0)
SSDA/CL, A(2:0)

Control logic
I2C / SMBus & registers

 On-die scope and pattern generator/checker

I2C/SMB, JTAG or automatic EEPROM configuration
●

Independent master and slave ports

Compatibility features
●

Automatic optimization for 2.5 and 5Gbps operation

●

100MHz clock input (SSC with common-clock ,or non-SSC)

●

Receiver detection with termination control

●

Full EI support. Hot-swap support

●

●

EQ

A(0:15)TX(P:N)
B(0:15)RX(P:N)

Automatic timing and signal calibration

●

●

A(0:15)RX(P:N)
B(0:15)TX(P:N)

●

●

Data path

Multiple automatic power reduction modes

Packaging, 345-BGA
●

20mm x 13mm (0.8mm pitch)

●

Green: Commercial & Industrial

www.IDT.co

PAGE 8

STATUS
GCLK(P:N)
JTAG
89HT0832P Key Features
8.0Gbps, 16-lane PCIe 3.0 Retimer
●
●
●

Resets total transmitter (TX) jitter budget
32 differential channels, gives 256Gbps throughput
Fully implements PCIe 3.0 Equalization Procedure
●

RX equalization: Analog CTLE plus 5-tap DFE

Data path
A(0:15)RX(P:N)

EQ

B(0:15)TX(P:N)
●
● Advanced features Multiple independent links
●

●

On-die instrumentation: scope and pattern generator/checker

●

Multiple independent link modes:

●

1x16-lanes, 2x8, 4x4, etc.

Presets
RSTB

B(0:15)RX(P:N)

MSDA/CL, A(2:0)
SSDA/CL, A(2:0)

Control logic
I2C / SMBus & registers

STATUS
GCLK(P:N)
JTAG

Independent master and slave ports

Compatibility features
●

Automatic optimization for 2.5 and 5Gbps operation

●

100MHz clock input (SSC with common-clock ,or non-SSC)

●

Receiver detection with termination control

●

Full EI support. Hot-swap support

●

●

serdes

 1x16-lanes, 2x8, 4x4, and more

I2C/SMB, JTAG or automatic EEPROM configuration
●

●

A(0:15)TX(P:N)

Automatic timing and signal calibration

●

●

TX equalization: 4-tap FIR for de-emphasis

FIR

Multiple automatic power reduction modes
2-ports x 8-lanes

Packaging, 345-BGA
●

20mm x 13mm (0.8mm pitch)

●

Green: Commercial & Industrial

www.IDT.co

PAGE 9

1-port x 16-lanes

4-ports x 4-lanes
Retimer Design Materials
T0832P
8Gbps, 16-channel PCIe3 Retimer
16-lane slot

USB
configuration
port

I2C &
JTAG
ports,

EQ hint
switches

16-lane finger
connector
www.IDT.co

PAGE 10
Retimer Benefits
Feature

Benefit

Fully compliant to PCIe 3.0 auto
EQ training procedure

Automatic optimization to 10e-12 BER for highperformance with all system configurations,
add-in cards, etc.
Excellent jitter performance ,
RX DFE and TX FIR provides most signal
correcting both Dj and Rj
margin for fewer lost packets and longer
trace/cables
Automatic calibration
Insures termination impedances, lane skew,
and other functions work optimally for reliable
8Gbps operation
On-die instrumentation – scope and Enables error rate monitoring, and eye
pattern generator/checker
diagram measurement after equalization (per
PCIe standard) to insure signal optimization
ASPM power management
Tracks link partner state to automatically
power-down idle or unused lanes

www.IDT.co

PAGE 11
IDT Advantage
● Proven

protocol expertise in PCIe, timing and SERDES

● Industry

leading Signal Integrity expertise

● Responsive,
● Evaluation
● A broad

comprehensive technical support – on-line and local

tools, simulation support, design reviews, etc.

portfolio of products for many system functions

● Established,

quality IC supplier

IDT Retimers deliver an excellent 8Gbps transmitted signal
8Gbps Transition Eye (Pres et 4)

www.IDT.co

8Gbps Non-T ransi tion Eye (P reset 4)

PAGE 12
Thank you!

All rights reserved
©2013 Integrated Device Technology, Inc.
Transcript
●

Hi, my name is Ken Curt. I'm a product manager at Integrated Device Technology with responsibilities for signal integrity products. Today I'd
like to introduce our new 16-lane, eight gigabit per second PCI express Gen3 re-timer. The 89HT0832P signal conditioning IC.

●

A gigabyte per second signal can degrade quickly in to noise as it travels down a wire. A noisy signal can result in bad communication,
errors, and degraded system performance. Signal conditioners, such as IDT re-timers, are designed for the purpose of restoring a poorinput signal back into a high quality re-transmitted signal for better data communications.

●

Improved signal quality results in improved system performance because there are fewer lost packets and re-tries. Better signal quality
improves long-term system stability and reliability, due to better signal amplitude and timing margins. Signal conditioners enable longer
signaling distances and provide other advantages, too.

●

IDT’s T0832 retimer has 16 lanes, or 32 serial differential channels, each operating at eight gigabits per second. The device is targeted for
applications in high-performance computing, rack and blade servers, storage systems, desktop work stations, and telecom systems.

●

The IDT 0832 retimer implements numerous state-of-the-art features around a CDR and SERDES core. Equalization is an essential
function of any signal conditioner, and the 0832 implements a receiver stage with continuous time linear equalizer, followed by a five-tap
decision feedback equalizer. The transmit stage implements subfinite impulse response filter to provide the new pre-sheet and boost levels
as defined in the PCI3 standard. Properly configuring a signal conditioner for receive and transmit equalization is probably the most
challenging part of any design. Newly defined in the PCI 3.0 standard is an equalization procedure which automatically adjusts the
receivers and transmitters for a low, 10-12 bit error rates. IDT’s retimers fully implement this procedure on both upstream and downstream
ports. The 0832 retimer provides automatic power-on calibration of key signals, timing, and amplitudes to provide accurate operation for the
best signal quality. The T0832 retimer provides instrumentation features, including an on-die oscilloscope and pattern generator checker,
with built-in and user-defined patterns. The 16-lane architecture can support multiple independent links of four or eight lanes.

●

For product support, IDT offers an evaluation board that plugs into a PCI slot on a typical server or workstation, a Windows-based GUI for
configuration register access, and the bit error contour or eye diagram utility, reference schematics, simulation models, and layout
examples are available too, of course.

●

To summarize the benefits of the IDT PCI 3.0 retimer, they include one, full compliance to the new automatic equalization procedure,
ensuring a very low bit error rating and high performance. Two, excellent jitter performance, correcting both random and deterministic jitter,
for the best signal integrity over longer traces. Three, automatic calibration that assures each device operates optimally in any environment,
providing the best margins for long-term reliability. Four, enhanced features, such as the on-die oscilloscope, which facilitates system
design and can help with monitoring, even after system deployment. And five, automatic power reduction, which minimizes power use
whenever possible, on a per-lane basis.

●

IDT is the leader in mixed analog and digital ICs, with established expertise in PCI Express, in timing, in SERDES, and signal integrity. IDT
provides expert technical support and assistance with your development efforts. IDT offers a broad portfolio of ICs for many essential
system functions, developed over 30 years as a supplier of quality semi-conductor devices.

●

That concludes my presentation today. Thank you for your time and attention. Please contact IDT if you have any following questions.

www.IDT.co

PAGE 14

More Related Content

What's hot

8051 microcontroller notes continuous
8051 microcontroller notes continuous 8051 microcontroller notes continuous
8051 microcontroller notes continuous
THANDAIAH PRABU
 
Приводы Xenus 120-240 Copley Controls
Приводы Xenus 120-240 Copley ControlsПриводы Xenus 120-240 Copley Controls
Приводы Xenus 120-240 Copley Controls
Arve
 
Introduction to PIC18FX6J Series MCUs
Introduction to PIC18FX6J Series MCUsIntroduction to PIC18FX6J Series MCUs
Introduction to PIC18FX6J Series MCUs
Premier Farnell
 
Analog to Digital converter in ARM
Analog to Digital converter in ARMAnalog to Digital converter in ARM
Analog to Digital converter in ARM
Aarav Soni
 
8051
80518051
8051
raja p
 
Timer counter in arm7(lpc2148)
Timer counter in arm7(lpc2148)Timer counter in arm7(lpc2148)
Timer counter in arm7(lpc2148)
Aarav Soni
 
Atmel 8271-8-bit-avr-microcontroller-a tmega48-a-48pa-88a-88pa-168a-168pa-328...
Atmel 8271-8-bit-avr-microcontroller-a tmega48-a-48pa-88a-88pa-168a-168pa-328...Atmel 8271-8-bit-avr-microcontroller-a tmega48-a-48pa-88a-88pa-168a-168pa-328...
Atmel 8271-8-bit-avr-microcontroller-a tmega48-a-48pa-88a-88pa-168a-168pa-328...
Rajan Gautam
 
8051 Microcontroller
8051 Microcontroller8051 Microcontroller
8051 Microcontroller
Dr. Ritula Thakur
 
Galil dmc40x0 catalog
Galil dmc40x0 catalogGalil dmc40x0 catalog
Galil dmc40x0 catalog
Electromate
 
Chapter5 dek3133
Chapter5 dek3133Chapter5 dek3133
Chapter5 dek3133
Hattori Sidek
 
Mpi lab manual eee
Mpi lab manual eeeMpi lab manual eee
Mpi lab manual eee
Vivek Kumar Sinha
 
analog to digital converter seminar
analog to digital converter seminaranalog to digital converter seminar
analog to digital converter seminar
gayatrigayu1
 
8051 microcontroller
8051 microcontroller8051 microcontroller
8051 microcontroller
Jhemi22
 
A tmega16A Microcontroller Data Sheet
A tmega16A Microcontroller Data SheetA tmega16A Microcontroller Data Sheet
A tmega16A Microcontroller Data Sheet
Microtech Solutions
 
Panasonic plc fp series
Panasonic plc fp seriesPanasonic plc fp series
Panasonic plc fp series
Yan Zhang
 
Aihro-1
Aihro-1Aihro-1
Aihro-1
AKHIL JOY
 
dsPIC33FJ06GSXXX DSCs
dsPIC33FJ06GSXXX DSCsdsPIC33FJ06GSXXX DSCs
dsPIC33FJ06GSXXX DSCs
Premier Farnell
 
Galil ioc7007 catalog
Galil ioc7007 catalogGalil ioc7007 catalog
Galil ioc7007 catalog
Electromate
 
FPGA IMPLIMENTATION OF UART CONTTROLLER
FPGA IMPLIMENTATION OF UART CONTTROLLERFPGA IMPLIMENTATION OF UART CONTTROLLER
FPGA IMPLIMENTATION OF UART CONTTROLLER
Varun Kambrath
 
Ii avr-basics(1)
Ii avr-basics(1)Ii avr-basics(1)
Ii avr-basics(1)
Thakur Satyajeetsinh Dodiya
 

What's hot (20)

8051 microcontroller notes continuous
8051 microcontroller notes continuous 8051 microcontroller notes continuous
8051 microcontroller notes continuous
 
Приводы Xenus 120-240 Copley Controls
Приводы Xenus 120-240 Copley ControlsПриводы Xenus 120-240 Copley Controls
Приводы Xenus 120-240 Copley Controls
 
Introduction to PIC18FX6J Series MCUs
Introduction to PIC18FX6J Series MCUsIntroduction to PIC18FX6J Series MCUs
Introduction to PIC18FX6J Series MCUs
 
Analog to Digital converter in ARM
Analog to Digital converter in ARMAnalog to Digital converter in ARM
Analog to Digital converter in ARM
 
8051
80518051
8051
 
Timer counter in arm7(lpc2148)
Timer counter in arm7(lpc2148)Timer counter in arm7(lpc2148)
Timer counter in arm7(lpc2148)
 
Atmel 8271-8-bit-avr-microcontroller-a tmega48-a-48pa-88a-88pa-168a-168pa-328...
Atmel 8271-8-bit-avr-microcontroller-a tmega48-a-48pa-88a-88pa-168a-168pa-328...Atmel 8271-8-bit-avr-microcontroller-a tmega48-a-48pa-88a-88pa-168a-168pa-328...
Atmel 8271-8-bit-avr-microcontroller-a tmega48-a-48pa-88a-88pa-168a-168pa-328...
 
8051 Microcontroller
8051 Microcontroller8051 Microcontroller
8051 Microcontroller
 
Galil dmc40x0 catalog
Galil dmc40x0 catalogGalil dmc40x0 catalog
Galil dmc40x0 catalog
 
Chapter5 dek3133
Chapter5 dek3133Chapter5 dek3133
Chapter5 dek3133
 
Mpi lab manual eee
Mpi lab manual eeeMpi lab manual eee
Mpi lab manual eee
 
analog to digital converter seminar
analog to digital converter seminaranalog to digital converter seminar
analog to digital converter seminar
 
8051 microcontroller
8051 microcontroller8051 microcontroller
8051 microcontroller
 
A tmega16A Microcontroller Data Sheet
A tmega16A Microcontroller Data SheetA tmega16A Microcontroller Data Sheet
A tmega16A Microcontroller Data Sheet
 
Panasonic plc fp series
Panasonic plc fp seriesPanasonic plc fp series
Panasonic plc fp series
 
Aihro-1
Aihro-1Aihro-1
Aihro-1
 
dsPIC33FJ06GSXXX DSCs
dsPIC33FJ06GSXXX DSCsdsPIC33FJ06GSXXX DSCs
dsPIC33FJ06GSXXX DSCs
 
Galil ioc7007 catalog
Galil ioc7007 catalogGalil ioc7007 catalog
Galil ioc7007 catalog
 
FPGA IMPLIMENTATION OF UART CONTTROLLER
FPGA IMPLIMENTATION OF UART CONTTROLLERFPGA IMPLIMENTATION OF UART CONTTROLLER
FPGA IMPLIMENTATION OF UART CONTTROLLER
 
Ii avr-basics(1)
Ii avr-basics(1)Ii avr-basics(1)
Ii avr-basics(1)
 

Viewers also liked

Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
FPGA Central
 
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Altera Corporation
 
Identifying PCIe 3.0 Dynamic Equalization Problems
Identifying PCIe 3.0 Dynamic Equalization ProblemsIdentifying PCIe 3.0 Dynamic Equalization Problems
Identifying PCIe 3.0 Dynamic Equalization Problems
teledynelecroy
 
PCIe
PCIePCIe
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
FPGA Central
 
Pci express modi
Pci express modiPci express modi
Pci express modi
proma_goswami
 
PCIe and PCIe driver in WEC7 (Windows Embedded compact 7)
PCIe and PCIe driver in WEC7 (Windows Embedded compact 7)PCIe and PCIe driver in WEC7 (Windows Embedded compact 7)
PCIe and PCIe driver in WEC7 (Windows Embedded compact 7)
gnkeshava
 
Session 8,9 PCI Express
Session 8,9 PCI ExpressSession 8,9 PCI Express
Session 8,9 PCI Express
Subhash Iyer
 
Pci express technology 3.0
Pci express technology 3.0Pci express technology 3.0
Pci express technology 3.0
Biddika Manjusree
 
Signal Integrity - A Crash Course [R Lott]
Signal Integrity - A Crash Course [R Lott]Signal Integrity - A Crash Course [R Lott]
Signal Integrity - A Crash Course [R Lott]
Ryan Lott
 

Viewers also liked (10)

Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
 
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
 
Identifying PCIe 3.0 Dynamic Equalization Problems
Identifying PCIe 3.0 Dynamic Equalization ProblemsIdentifying PCIe 3.0 Dynamic Equalization Problems
Identifying PCIe 3.0 Dynamic Equalization Problems
 
PCIe
PCIePCIe
PCIe
 
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
 
Pci express modi
Pci express modiPci express modi
Pci express modi
 
PCIe and PCIe driver in WEC7 (Windows Embedded compact 7)
PCIe and PCIe driver in WEC7 (Windows Embedded compact 7)PCIe and PCIe driver in WEC7 (Windows Embedded compact 7)
PCIe and PCIe driver in WEC7 (Windows Embedded compact 7)
 
Session 8,9 PCI Express
Session 8,9 PCI ExpressSession 8,9 PCI Express
Session 8,9 PCI Express
 
Pci express technology 3.0
Pci express technology 3.0Pci express technology 3.0
Pci express technology 3.0
 
Signal Integrity - A Crash Course [R Lott]
Signal Integrity - A Crash Course [R Lott]Signal Integrity - A Crash Course [R Lott]
Signal Integrity - A Crash Course [R Lott]
 

Similar to 89HT0832P 16-lane 8 Gbps PCIe 3.0 Retimer by IDT

An Overview of LPC2101/02/03
An Overview of LPC2101/02/03An Overview of LPC2101/02/03
An Overview of LPC2101/02/03
Premier Farnell
 
Atmega 32
Atmega 32Atmega 32
Atmega32
Atmega32Atmega32
Atemega saya
Atemega sayaAtemega saya
Atemega saya
sulej77
 
Atmega16 datasheet
Atmega16 datasheetAtmega16 datasheet
Atmega16 datasheet
chiragchitroda3
 
Atmega16 Microconntroller Data sheet
Atmega16 Microconntroller Data sheetAtmega16 Microconntroller Data sheet
Atmega16 Microconntroller Data sheet
Microtech Solutions
 
Atmel microcontrollers-a tmega328-p_datasheet
Atmel microcontrollers-a tmega328-p_datasheetAtmel microcontrollers-a tmega328-p_datasheet
Atmel microcontrollers-a tmega328-p_datasheet
AlexTronciu
 
Atmega 8
Atmega 8Atmega 8
Atmega 8
Amri Yusron
 
Atmel-7735-Automotive-Microcontrollers-ATmega169P_-968165.pdf
Atmel-7735-Automotive-Microcontrollers-ATmega169P_-968165.pdfAtmel-7735-Automotive-Microcontrollers-ATmega169P_-968165.pdf
Atmel-7735-Automotive-Microcontrollers-ATmega169P_-968165.pdf
Miguel Angel Sejas Villarroel
 
Galil cds3310 catalog
Galil cds3310 catalogGalil cds3310 catalog
Galil cds3310 catalog
Electromate
 
Galil dmc 42x0 catalog
Galil dmc 42x0 catalogGalil dmc 42x0 catalog
Galil dmc 42x0 catalog
Electromate
 
Galil DMC 42x0 Catalog
Galil DMC 42x0 CatalogGalil DMC 42x0 Catalog
Galil DMC 42x0 Catalog
Electromate
 
03_PCIe_3.0_PHY_Electrical_Layer_Requirements_Final[1].pdf
03_PCIe_3.0_PHY_Electrical_Layer_Requirements_Final[1].pdf03_PCIe_3.0_PHY_Electrical_Layer_Requirements_Final[1].pdf
03_PCIe_3.0_PHY_Electrical_Layer_Requirements_Final[1].pdf
DanishKhan313548
 
03 Mcu Day 2009 (C2000) 8 13 Editado
03   Mcu Day 2009 (C2000) 8 13   Editado03   Mcu Day 2009 (C2000) 8 13   Editado
03 Mcu Day 2009 (C2000) 8 13 Editado
Texas Instruments
 
A tmega8 l
A tmega8 lA tmega8 l
Atmel 8159-8-bit-avr-microcontroller-a tmega8-a_datasheet
Atmel 8159-8-bit-avr-microcontroller-a tmega8-a_datasheetAtmel 8159-8-bit-avr-microcontroller-a tmega8-a_datasheet
Atmel 8159-8-bit-avr-microcontroller-a tmega8-a_datasheet
Arpan Saha
 
Applied motion products stac5 datasheet
Applied motion products stac5 datasheetApplied motion products stac5 datasheet
Applied motion products stac5 datasheet
Electromate
 
Honeywell PLC TRAINING GUIDE created by deepak gorai
Honeywell PLC TRAINING GUIDE created by deepak goraiHoneywell PLC TRAINING GUIDE created by deepak gorai
Honeywell PLC TRAINING GUIDE created by deepak gorai
DEEPAK GORAI
 
MICROCONTROLLER.pptx
MICROCONTROLLER.pptxMICROCONTROLLER.pptx
MICROCONTROLLER.pptx
fiqrie mohd
 
Fx2 n spec
Fx2 n specFx2 n spec
Fx2 n spec
Yashodip Chinagi
 

Similar to 89HT0832P 16-lane 8 Gbps PCIe 3.0 Retimer by IDT (20)

An Overview of LPC2101/02/03
An Overview of LPC2101/02/03An Overview of LPC2101/02/03
An Overview of LPC2101/02/03
 
Atmega 32
Atmega 32Atmega 32
Atmega 32
 
Atmega32
Atmega32Atmega32
Atmega32
 
Atemega saya
Atemega sayaAtemega saya
Atemega saya
 
Atmega16 datasheet
Atmega16 datasheetAtmega16 datasheet
Atmega16 datasheet
 
Atmega16 Microconntroller Data sheet
Atmega16 Microconntroller Data sheetAtmega16 Microconntroller Data sheet
Atmega16 Microconntroller Data sheet
 
Atmel microcontrollers-a tmega328-p_datasheet
Atmel microcontrollers-a tmega328-p_datasheetAtmel microcontrollers-a tmega328-p_datasheet
Atmel microcontrollers-a tmega328-p_datasheet
 
Atmega 8
Atmega 8Atmega 8
Atmega 8
 
Atmel-7735-Automotive-Microcontrollers-ATmega169P_-968165.pdf
Atmel-7735-Automotive-Microcontrollers-ATmega169P_-968165.pdfAtmel-7735-Automotive-Microcontrollers-ATmega169P_-968165.pdf
Atmel-7735-Automotive-Microcontrollers-ATmega169P_-968165.pdf
 
Galil cds3310 catalog
Galil cds3310 catalogGalil cds3310 catalog
Galil cds3310 catalog
 
Galil dmc 42x0 catalog
Galil dmc 42x0 catalogGalil dmc 42x0 catalog
Galil dmc 42x0 catalog
 
Galil DMC 42x0 Catalog
Galil DMC 42x0 CatalogGalil DMC 42x0 Catalog
Galil DMC 42x0 Catalog
 
03_PCIe_3.0_PHY_Electrical_Layer_Requirements_Final[1].pdf
03_PCIe_3.0_PHY_Electrical_Layer_Requirements_Final[1].pdf03_PCIe_3.0_PHY_Electrical_Layer_Requirements_Final[1].pdf
03_PCIe_3.0_PHY_Electrical_Layer_Requirements_Final[1].pdf
 
03 Mcu Day 2009 (C2000) 8 13 Editado
03   Mcu Day 2009 (C2000) 8 13   Editado03   Mcu Day 2009 (C2000) 8 13   Editado
03 Mcu Day 2009 (C2000) 8 13 Editado
 
A tmega8 l
A tmega8 lA tmega8 l
A tmega8 l
 
Atmel 8159-8-bit-avr-microcontroller-a tmega8-a_datasheet
Atmel 8159-8-bit-avr-microcontroller-a tmega8-a_datasheetAtmel 8159-8-bit-avr-microcontroller-a tmega8-a_datasheet
Atmel 8159-8-bit-avr-microcontroller-a tmega8-a_datasheet
 
Applied motion products stac5 datasheet
Applied motion products stac5 datasheetApplied motion products stac5 datasheet
Applied motion products stac5 datasheet
 
Honeywell PLC TRAINING GUIDE created by deepak gorai
Honeywell PLC TRAINING GUIDE created by deepak goraiHoneywell PLC TRAINING GUIDE created by deepak gorai
Honeywell PLC TRAINING GUIDE created by deepak gorai
 
MICROCONTROLLER.pptx
MICROCONTROLLER.pptxMICROCONTROLLER.pptx
MICROCONTROLLER.pptx
 
Fx2 n spec
Fx2 n specFx2 n spec
Fx2 n spec
 

More from Integrated Device Technology

Single-Ended Fanout Buffers and Dividers by IDT
Single-Ended Fanout Buffers and Dividers by IDT Single-Ended Fanout Buffers and Dividers by IDT
Single-Ended Fanout Buffers and Dividers by IDT
Integrated Device Technology
 
Fanout Buffers by IDT - World Leader in Timing Solutions
Fanout Buffers by IDT - World Leader in Timing Solutions Fanout Buffers by IDT - World Leader in Timing Solutions
Fanout Buffers by IDT - World Leader in Timing Solutions
Integrated Device Technology
 
RF to IF Mixers by IDT: Low-power Downconversion Mixers with Zero-Distortion
RF to IF Mixers by IDT: Low-power Downconversion Mixers with Zero-DistortionRF to IF Mixers by IDT: Low-power Downconversion Mixers with Zero-Distortion
RF to IF Mixers by IDT: Low-power Downconversion Mixers with Zero-Distortion
Integrated Device Technology
 
IDT Wireless Power IDTP9020, IDTP9030 IC and Evaluation Kit Overview
IDT Wireless Power IDTP9020, IDTP9030 IC and Evaluation Kit OverviewIDT Wireless Power IDTP9020, IDTP9030 IC and Evaluation Kit Overview
IDT Wireless Power IDTP9020, IDTP9030 IC and Evaluation Kit Overview
Integrated Device Technology
 
Understanding and Testing DDR4 R-DIMM and LR-DIMM Technology
Understanding and Testing DDR4 R-DIMM and LR-DIMM TechnologyUnderstanding and Testing DDR4 R-DIMM and LR-DIMM Technology
Understanding and Testing DDR4 R-DIMM and LR-DIMM Technology
Integrated Device Technology
 
Introduction to IDT Wireless Power IC Solutions (Inductive Charging)
Introduction to IDT Wireless Power IC Solutions (Inductive Charging)Introduction to IDT Wireless Power IC Solutions (Inductive Charging)
Introduction to IDT Wireless Power IC Solutions (Inductive Charging)
Integrated Device Technology
 
PCI Express Clock Generators and Buffers by IDT: Ultra-low-power for PCIe Gen...
PCI Express Clock Generators and Buffers by IDT: Ultra-low-power for PCIe Gen...PCI Express Clock Generators and Buffers by IDT: Ultra-low-power for PCIe Gen...
PCI Express Clock Generators and Buffers by IDT: Ultra-low-power for PCIe Gen...
Integrated Device Technology
 
Introduction to Serial RapidIO® (SRIO) by IDT
Introduction to Serial RapidIO® (SRIO) by IDTIntroduction to Serial RapidIO® (SRIO) by IDT
Introduction to Serial RapidIO® (SRIO) by IDT
Integrated Device Technology
 

More from Integrated Device Technology (8)

Single-Ended Fanout Buffers and Dividers by IDT
Single-Ended Fanout Buffers and Dividers by IDT Single-Ended Fanout Buffers and Dividers by IDT
Single-Ended Fanout Buffers and Dividers by IDT
 
Fanout Buffers by IDT - World Leader in Timing Solutions
Fanout Buffers by IDT - World Leader in Timing Solutions Fanout Buffers by IDT - World Leader in Timing Solutions
Fanout Buffers by IDT - World Leader in Timing Solutions
 
RF to IF Mixers by IDT: Low-power Downconversion Mixers with Zero-Distortion
RF to IF Mixers by IDT: Low-power Downconversion Mixers with Zero-DistortionRF to IF Mixers by IDT: Low-power Downconversion Mixers with Zero-Distortion
RF to IF Mixers by IDT: Low-power Downconversion Mixers with Zero-Distortion
 
IDT Wireless Power IDTP9020, IDTP9030 IC and Evaluation Kit Overview
IDT Wireless Power IDTP9020, IDTP9030 IC and Evaluation Kit OverviewIDT Wireless Power IDTP9020, IDTP9030 IC and Evaluation Kit Overview
IDT Wireless Power IDTP9020, IDTP9030 IC and Evaluation Kit Overview
 
Understanding and Testing DDR4 R-DIMM and LR-DIMM Technology
Understanding and Testing DDR4 R-DIMM and LR-DIMM TechnologyUnderstanding and Testing DDR4 R-DIMM and LR-DIMM Technology
Understanding and Testing DDR4 R-DIMM and LR-DIMM Technology
 
Introduction to IDT Wireless Power IC Solutions (Inductive Charging)
Introduction to IDT Wireless Power IC Solutions (Inductive Charging)Introduction to IDT Wireless Power IC Solutions (Inductive Charging)
Introduction to IDT Wireless Power IC Solutions (Inductive Charging)
 
PCI Express Clock Generators and Buffers by IDT: Ultra-low-power for PCIe Gen...
PCI Express Clock Generators and Buffers by IDT: Ultra-low-power for PCIe Gen...PCI Express Clock Generators and Buffers by IDT: Ultra-low-power for PCIe Gen...
PCI Express Clock Generators and Buffers by IDT: Ultra-low-power for PCIe Gen...
 
Introduction to Serial RapidIO® (SRIO) by IDT
Introduction to Serial RapidIO® (SRIO) by IDTIntroduction to Serial RapidIO® (SRIO) by IDT
Introduction to Serial RapidIO® (SRIO) by IDT
 

Recently uploaded

Programming Foundation Models with DSPy - Meetup Slides
Programming Foundation Models with DSPy - Meetup SlidesProgramming Foundation Models with DSPy - Meetup Slides
Programming Foundation Models with DSPy - Meetup Slides
Zilliz
 
Full-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalizationFull-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalization
Zilliz
 
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
SOFTTECHHUB
 
Artificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopmentArtificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopment
Octavian Nadolu
 
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
DianaGray10
 
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfUnlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Malak Abu Hammad
 
Infrastructure Challenges in Scaling RAG with Custom AI models
Infrastructure Challenges in Scaling RAG with Custom AI modelsInfrastructure Challenges in Scaling RAG with Custom AI models
Infrastructure Challenges in Scaling RAG with Custom AI models
Zilliz
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
mikeeftimakis1
 
“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”
Claudio Di Ciccio
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
Uni Systems S.M.S.A.
 
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
Neo4j
 
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Speck&Tech
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Matthew Sinclair
 
HCL Notes und Domino Lizenzkostenreduzierung in der Welt von DLAU
HCL Notes und Domino Lizenzkostenreduzierung in der Welt von DLAUHCL Notes und Domino Lizenzkostenreduzierung in der Welt von DLAU
HCL Notes und Domino Lizenzkostenreduzierung in der Welt von DLAU
panagenda
 
Mariano G Tinti - Decoding SpaceX
Mariano G Tinti - Decoding SpaceXMariano G Tinti - Decoding SpaceX
Mariano G Tinti - Decoding SpaceX
Mariano Tinti
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
Alpen-Adria-Universität
 
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
Safe Software
 
GenAI Pilot Implementation in the organizations
GenAI Pilot Implementation in the organizationsGenAI Pilot Implementation in the organizations
GenAI Pilot Implementation in the organizations
kumardaparthi1024
 
RESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for studentsRESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for students
KAMESHS29
 
Best 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERPBest 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERP
Pixlogix Infotech
 

Recently uploaded (20)

Programming Foundation Models with DSPy - Meetup Slides
Programming Foundation Models with DSPy - Meetup SlidesProgramming Foundation Models with DSPy - Meetup Slides
Programming Foundation Models with DSPy - Meetup Slides
 
Full-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalizationFull-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalization
 
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
 
Artificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopmentArtificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopment
 
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
 
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfUnlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
 
Infrastructure Challenges in Scaling RAG with Custom AI models
Infrastructure Challenges in Scaling RAG with Custom AI modelsInfrastructure Challenges in Scaling RAG with Custom AI models
Infrastructure Challenges in Scaling RAG with Custom AI models
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
 
“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
 
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
 
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
 
HCL Notes und Domino Lizenzkostenreduzierung in der Welt von DLAU
HCL Notes und Domino Lizenzkostenreduzierung in der Welt von DLAUHCL Notes und Domino Lizenzkostenreduzierung in der Welt von DLAU
HCL Notes und Domino Lizenzkostenreduzierung in der Welt von DLAU
 
Mariano G Tinti - Decoding SpaceX
Mariano G Tinti - Decoding SpaceXMariano G Tinti - Decoding SpaceX
Mariano G Tinti - Decoding SpaceX
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
 
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
 
GenAI Pilot Implementation in the organizations
GenAI Pilot Implementation in the organizationsGenAI Pilot Implementation in the organizations
GenAI Pilot Implementation in the organizations
 
RESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for studentsRESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for students
 
Best 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERPBest 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERP
 

89HT0832P 16-lane 8 Gbps PCIe 3.0 Retimer by IDT

  • 1. 89HT0832P 16-Lane PCIe 3.0 Retimer Signal Integrity Products Enterprise Computing Division February 2013 ©2013 Integrated Device Technology, Inc.
  • 3. Signal Conditioner Overview  Improved system performance  Improved system reliability  Longer trace/cable  Standards compliance  Unique features or cost reduction 11010 Signal Conditioner 11010 www.IDT.co PAGE 3
  • 4. Retimer Applications Workstation System Board  HPC  Servers CPU PCIe  Storage CPU  Workstations Slots  Telecom T0832P 89H T 08 32 P Blade server Protocol: P=PCIe No of channels=32 Data rate: 08=8Gbps Function: T=reTimer Product group prefix www.IDT.co T0832P CPU PAGE 4 Back plane x16 Blade server (or I/O tray) IO or CPU
  • 5. 89HT0832P Key Features 8.0Gbps, 16-lane PCIe 3.0 Retimer ● ● ● Resets total transmitter (TX) jitter budget 32 differential channels, gives 256Gbps throughput Fully implements PCIe 3.0 Equalization Procedure ● ● ● RX equalization: Analog CTLE plus 5-tap DFE TX equalization: 4-tap FIR for de-emphasis Advanced features On-die instrumentation: scope and pattern generator/checker ● Multiple independent link modes: ● 1x16-lanes, 2x8, 4x4, etc. Independent master and slave ports Compatibility features ● Automatic optimization for 2.5 and 5Gbps operation ● 100MHz clock input (SSC with common-clock ,or non-SSC) ● Receiver detection with termination control ● Full EI support. Hot-swap support ● Multiple automatic power reduction modes Packaging, 345-BGA ● 20mm x 13mm (0.8mm pitch) ● Green: Commercial & Industrial www.IDT.co Presets RSTB I2C/SMB, JTAG or automatic EEPROM configuration ● ● EQ FIR serdes A(0:15)TX(P:N) B(0:15)RX(P:N) Automatic timing and signal calibration ● ● A(0:15)RX(P:N) B(0:15)TX(P:N) ● ● Data path PAGE 5 MSDA/CL, A(2:0) SSDA/CL, A(2:0) Control logic I2C / SMBus & registers STATUS GCLK(P:N) JTAG
  • 6. 89HT0832P Key Features 8.0Gbps, 16-lane PCIe 3.0 Retimer ● ● ● Resets total transmitter (TX) jitter budget 32 differential channels, gives 256Gbps throughput Fully implements PCIe 3.0 Equalization Procedure RX equalization: Analog CTLE plus 5-tap DFE ● TX equalization: 4-tap FIR for de-emphasis ● On-die instrumentation: scope and pattern generator/checker ● Multiple independent link modes: ● ● 1x16-lanes, 2x8, 4x4, etc. I2C/SMB, JTAG or automatic EEPROM configuration Independent master and slave ports Compatibility features Automatic optimization for 2.5 and 5Gbps operation ● 100MHz clock input (SSC with common-clock ,or non-SSC) ● Receiver detection with termination control ● Full EI support. Hot-swap support ● Multiple automatic power reduction modes Packaging, 345-BGA ● 20mm x 13mm (0.8mm pitch) ● Green: Commercial & Industrial www.IDT.co Presets RSTB ● ● EQ B(0:15)TX(P:N)  Advanced features RX equalization: Analog CTLE plus 5-tap DFE ● Automatic timing and signal calibration  TX equalization: 4-tap FIR for de-emphasis ● ● A(0:15)RX(P:N) ● Fully implements PCIe 3.0 Equalization Procedure ● ● Data path PAGE 6 MSDA/CL, A(2:0) SSDA/CL, A(2:0) FIR serdes Control logic I2C / SMBus & registers A(0:15)TX(P:N) B(0:15)RX(P:N) STATUS GCLK(P:N) JTAG
  • 7. 89HT0832P Key Features 8.0Gbps, 16-lane PCIe 3.0 Retimer ● ● ● Resets total transmitter (TX) jitter budget 32 differential channels, gives 256Gbps throughput Fully implements PCIe 3.0 Equalization Procedure ● ● ● RX equalization: Analog CTLE plus 5-tap DFE TX equalization: 4-tap FIR for de-emphasis Advanced features On-die instrumentation: scope and pattern generator/checker ● Multiple independent link modes: ● 1x16-lanes, 2x8, 4x4, etc. Presets RSTB FIR serdes Control logic MSDA/CL, calibration  Automatic timing and signalA(2:0) I2C / SMBus & registers SSDA/CL, A(2:0) I2C/SMB, JTAG or automatic EEPROM configuration ● Independent master and slave ports Compatibility features ● Automatic optimization for 2.5 and 5Gbps operation ● 100MHz clock input (SSC with common-clock ,or non-SSC) ● Receiver detection with termination control ● Full EI support. Hot-swap support ● ● EQ A(0:15)TX(P:N) B(0:15)RX(P:N) Automatic timing and signal calibration ● ● A(0:15)RX(P:N) B(0:15)TX(P:N) ● ● Data path Multiple automatic power reduction modes Packaging, 345-BGA ● 20mm x 13mm (0.8mm pitch) ● Green: Commercial & Industrial www.IDT.co PAGE 7 STATUS GCLK(P:N) JTAG
  • 8. 89HT0832P Key Features 8.0Gbps, 16-lane PCIe 3.0 Retimer ● ● ● Resets total transmitter (TX) jitter budget 32 differential channels, gives 256Gbps throughput Fully implements PCIe 3.0 Equalization Procedure ● ● ● RX equalization: Analog CTLE plus 5-tap DFE TX equalization: 4-tap FIR for de-emphasis Advanced features On-die instrumentation: scope and pattern generator/checker ● Multiple independent link modes: ● 1x16-lanes, 2x8, 4x4, etc. Presets RSTB FIR serdes MSDA/CL, A(2:0) SSDA/CL, A(2:0) Control logic I2C / SMBus & registers  On-die scope and pattern generator/checker I2C/SMB, JTAG or automatic EEPROM configuration ● Independent master and slave ports Compatibility features ● Automatic optimization for 2.5 and 5Gbps operation ● 100MHz clock input (SSC with common-clock ,or non-SSC) ● Receiver detection with termination control ● Full EI support. Hot-swap support ● ● EQ A(0:15)TX(P:N) B(0:15)RX(P:N) Automatic timing and signal calibration ● ● A(0:15)RX(P:N) B(0:15)TX(P:N) ● ● Data path Multiple automatic power reduction modes Packaging, 345-BGA ● 20mm x 13mm (0.8mm pitch) ● Green: Commercial & Industrial www.IDT.co PAGE 8 STATUS GCLK(P:N) JTAG
  • 9. 89HT0832P Key Features 8.0Gbps, 16-lane PCIe 3.0 Retimer ● ● ● Resets total transmitter (TX) jitter budget 32 differential channels, gives 256Gbps throughput Fully implements PCIe 3.0 Equalization Procedure ● RX equalization: Analog CTLE plus 5-tap DFE Data path A(0:15)RX(P:N) EQ B(0:15)TX(P:N) ● ● Advanced features Multiple independent links ● ● On-die instrumentation: scope and pattern generator/checker ● Multiple independent link modes: ● 1x16-lanes, 2x8, 4x4, etc. Presets RSTB B(0:15)RX(P:N) MSDA/CL, A(2:0) SSDA/CL, A(2:0) Control logic I2C / SMBus & registers STATUS GCLK(P:N) JTAG Independent master and slave ports Compatibility features ● Automatic optimization for 2.5 and 5Gbps operation ● 100MHz clock input (SSC with common-clock ,or non-SSC) ● Receiver detection with termination control ● Full EI support. Hot-swap support ● ● serdes  1x16-lanes, 2x8, 4x4, and more I2C/SMB, JTAG or automatic EEPROM configuration ● ● A(0:15)TX(P:N) Automatic timing and signal calibration ● ● TX equalization: 4-tap FIR for de-emphasis FIR Multiple automatic power reduction modes 2-ports x 8-lanes Packaging, 345-BGA ● 20mm x 13mm (0.8mm pitch) ● Green: Commercial & Industrial www.IDT.co PAGE 9 1-port x 16-lanes 4-ports x 4-lanes
  • 10. Retimer Design Materials T0832P 8Gbps, 16-channel PCIe3 Retimer 16-lane slot USB configuration port I2C & JTAG ports, EQ hint switches 16-lane finger connector www.IDT.co PAGE 10
  • 11. Retimer Benefits Feature Benefit Fully compliant to PCIe 3.0 auto EQ training procedure Automatic optimization to 10e-12 BER for highperformance with all system configurations, add-in cards, etc. Excellent jitter performance , RX DFE and TX FIR provides most signal correcting both Dj and Rj margin for fewer lost packets and longer trace/cables Automatic calibration Insures termination impedances, lane skew, and other functions work optimally for reliable 8Gbps operation On-die instrumentation – scope and Enables error rate monitoring, and eye pattern generator/checker diagram measurement after equalization (per PCIe standard) to insure signal optimization ASPM power management Tracks link partner state to automatically power-down idle or unused lanes www.IDT.co PAGE 11
  • 12. IDT Advantage ● Proven protocol expertise in PCIe, timing and SERDES ● Industry leading Signal Integrity expertise ● Responsive, ● Evaluation ● A broad comprehensive technical support – on-line and local tools, simulation support, design reviews, etc. portfolio of products for many system functions ● Established, quality IC supplier IDT Retimers deliver an excellent 8Gbps transmitted signal 8Gbps Transition Eye (Pres et 4) www.IDT.co 8Gbps Non-T ransi tion Eye (P reset 4) PAGE 12
  • 13. Thank you! All rights reserved ©2013 Integrated Device Technology, Inc.
  • 14. Transcript ● Hi, my name is Ken Curt. I'm a product manager at Integrated Device Technology with responsibilities for signal integrity products. Today I'd like to introduce our new 16-lane, eight gigabit per second PCI express Gen3 re-timer. The 89HT0832P signal conditioning IC. ● A gigabyte per second signal can degrade quickly in to noise as it travels down a wire. A noisy signal can result in bad communication, errors, and degraded system performance. Signal conditioners, such as IDT re-timers, are designed for the purpose of restoring a poorinput signal back into a high quality re-transmitted signal for better data communications. ● Improved signal quality results in improved system performance because there are fewer lost packets and re-tries. Better signal quality improves long-term system stability and reliability, due to better signal amplitude and timing margins. Signal conditioners enable longer signaling distances and provide other advantages, too. ● IDT’s T0832 retimer has 16 lanes, or 32 serial differential channels, each operating at eight gigabits per second. The device is targeted for applications in high-performance computing, rack and blade servers, storage systems, desktop work stations, and telecom systems. ● The IDT 0832 retimer implements numerous state-of-the-art features around a CDR and SERDES core. Equalization is an essential function of any signal conditioner, and the 0832 implements a receiver stage with continuous time linear equalizer, followed by a five-tap decision feedback equalizer. The transmit stage implements subfinite impulse response filter to provide the new pre-sheet and boost levels as defined in the PCI3 standard. Properly configuring a signal conditioner for receive and transmit equalization is probably the most challenging part of any design. Newly defined in the PCI 3.0 standard is an equalization procedure which automatically adjusts the receivers and transmitters for a low, 10-12 bit error rates. IDT’s retimers fully implement this procedure on both upstream and downstream ports. The 0832 retimer provides automatic power-on calibration of key signals, timing, and amplitudes to provide accurate operation for the best signal quality. The T0832 retimer provides instrumentation features, including an on-die oscilloscope and pattern generator checker, with built-in and user-defined patterns. The 16-lane architecture can support multiple independent links of four or eight lanes. ● For product support, IDT offers an evaluation board that plugs into a PCI slot on a typical server or workstation, a Windows-based GUI for configuration register access, and the bit error contour or eye diagram utility, reference schematics, simulation models, and layout examples are available too, of course. ● To summarize the benefits of the IDT PCI 3.0 retimer, they include one, full compliance to the new automatic equalization procedure, ensuring a very low bit error rating and high performance. Two, excellent jitter performance, correcting both random and deterministic jitter, for the best signal integrity over longer traces. Three, automatic calibration that assures each device operates optimally in any environment, providing the best margins for long-term reliability. Four, enhanced features, such as the on-die oscilloscope, which facilitates system design and can help with monitoring, even after system deployment. And five, automatic power reduction, which minimizes power use whenever possible, on a per-lane basis. ● IDT is the leader in mixed analog and digital ICs, with established expertise in PCI Express, in timing, in SERDES, and signal integrity. IDT provides expert technical support and assistance with your development efforts. IDT offers a broad portfolio of ICs for many essential system functions, developed over 30 years as a supplier of quality semi-conductor devices. ● That concludes my presentation today. Thank you for your time and attention. Please contact IDT if you have any following questions. www.IDT.co PAGE 14

Editor's Notes

  1. Hi! My name is Ken Curt. I’m a product manager at Integrated Device Technology, with responsibilities for Signal Integrity Products. Today I’d like to introduce our newest signal conditioning IC, the 89H T0832P 16-lane, 8Gbps, PCIe gen-3 Retimer. SLIDE OUTLINE Introduction – 15s What is a signal conditioner/retimer & benefits – 1m Retimer applications – 30s T0832P Key Features – 2m Clocking FIR Equalization procedure – 1m Support (EvalBd/GUI/ODS) – 30s Retimer benefits – 30s (tell ‘em what you told ‘em) IDT Benefits – 30s (general IDT sales pitch) Total time = 6m30s
  2. A gigabit-per-second signal degrades quickly into noise as it travels down a wire. A noisy signal often results in bad communication, errors and degraded system operation. Signal conditioners, such as IDT Retimers, are designed for the purpose of restoring a poor input signal back into a high quality re-transmitted signal for better data communications.
  3. Improved signal quality results in improved system performance because there are fewer lost packets and retries; better signal quality improves long-term system reliability due to better signal amplitude and timing margins. Signal conditioners enable longer signaling distances, they can help insure electrical standards compliance, or they allow value-added features and sometimes system cost reductions.
  4. IDT’s ‘T0832P Retimer gives16-lanes, or 32 serial differential channels, each operating at 8 gigabit-per-second. It is targeted for applications in high-performance computing, rack and blade servers, storage systems, workstations and telecom systems.
  5. The 89HT0832 Retimer implements numerous state-of-the-art features, around the CDR and SERDES core.
  6. Equalization is an essential function of any signal conditioner, and the T0832 implements a receiver stage with a Continuous Time Linear Equalizer and a 5-tap Decision Feedback Equalizer. The transmit stage implements a Finite Impulse Response filter to provide the new pre-shoot and boost levels as defined in the PCIe3 standard, together with a large 1.4 volt adjustable swing. Receiver and transmitter equalization both exceed the requirements of the standard. Properly configuring a signal conditioners receive and transmit equalizer is probably the most challenging part of any design. Newly defined in the PCIe 3.0 standard is an equalization procedure which automatically adjusts the receiver and transmitters to a low 10-12 bit-error-rate. IDTs Retimers fully implement this procedure.
  7. The T0832 Retimer provides automatic, power-on calibration of timing and signals to give accurate operation for best signal quality.
  8. The T0832 Retimer provides instrumentation features including an on-die oscilloscope and pattern generator-checker with multiple built-in or user defined patterns.
  9. The 16-lane architecture can support multiple independent links of 4 or 8 lanes.
  10. Regarding product support, IDT offers an Evaluation board that plugs into a PCIe slot on a typical server or workstation, a Windows based GUI for configuration register access, an Bit Contour / Eye diagram utility. Reference schematics, simulation models and layout examples are available.
  11. To summarize the benefits of IDTs PCIe3 Retimer, they include: Full compliance to the new automatic equalization procedure insuring a very low bit-error-rate and high-performance; Excellent jitter performance correcting both Random and Deterministic jitter for the best signal integrity over longer traces. Automatic calibration that insures each device operates optimally in any environment, providing the best margins for long-term reliability Enhanced features such as the on-die oscilloscope which facilitates system design and can even help with monitoring after deployment Automatic power reduction minimizes power use whenever possible, on a per-lane basis.
  12. IDT is a leader in mixed analog and digital ICs, with established expertise in PCI Express, timing, SERDES and signal integrity. IDT provides expert technical support, and assistance with your development efforts. IDT offers a broad portfolio of ICs for many essential system functions, developed over 30 years as a supplier of quality semiconductor devices.
  13. That concludes my presentation. Thank you for your time and attention.