SlideShare a Scribd company logo

Verification Engineer - Opportunities and Career Path

•
•
Ramdas Mozhikunnath
Ramdas Mozhikunnath

What are the different opportunities for a VLSI Front end Verification engineer? What career path exists and how to build a career path in Verification of VLSI chip designs? Sharing my experiences and Career journey as Verification Engineer

Technology
1 of 34
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineer -Opportunities and Career Path Ramdas M Verification Engineer & Manager Applied Micro (AMCC) Mentor Graphics HEP Program (July 2016) 1
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Introduction - Verification Engineer & Manager - 17 years of experience - Applied Micro, Intel, IBM, C-DOT - www.verificationexcellence.in - Online Teacher & Author - Online courses on Verification - “Cracking Digital VLSI Verification Interviews: Interview Success” - Blogger - - Quora - https://www.quora.com/profile/Ramdas-Mozhikunnath 2
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Agenda - VLSI Job categories - Design, Verification and others - Verification Engineer - Opportunities - Job vs Career - Verification Engineer - Career Path - Career development steps 3
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in VLSI / Chip designs ● ASIC - Application Specific Integrated Circuits ○ A chip custom designed for an application and for a specific customer ● ASSP - Application Specific Standard Parts ○ A chip designed for an application but targeted at a wider market ○ E.g USB controller, PCIE controller chips ● FPGA - Field Programmable Gate Arrays ○ Array of programmable blocks and programmable interconnects ● SOC - System On Chip ○ Integrated processor subsystem, IOs, controllers etc all on a single chip ● FPGA-SOC - FPGAs with embedded processor subsystems 4
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in VLSI ASIC/SOC Design FPGA Design EDA Tools Manufacturing System Design Frontend Backend -Fabrication - Packaging -Wafer sort/testing -Reliability -Board design -Bringup -Validation -Arch/Microarch -Logic/RTL design -Verification -Synthesis, STA -Layout, Routing -Custom Circuits - Library Cells -Mask design -DFT - Scan,BIST 5
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Design Engineers Logic / RTL Design (Block, SOC) Microarchitecture, Architecture Power, Performance Analysis/Estimate, Analog/Mixed-Signal Design (High speed I/O, PLL etc) Custom Circuits/Library Design STA - Static Timing Analysis DFT/DFM (Design for Test/Manufacturing) Verification Engineers Functional Verification Formal Verification Power Aware Verification CDC (Clock Domain Crossing) FPGA Emulation Architecture Modelling Verification IP development DFT/DFM verification 6
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in EDA Tools Development (Frontend and Backend Tools) Tool development Engineer Testing Engineer Field Application Engineer (FAE) Corporate Application Engineer (CAE) Technical Support STA - Static Timing Analysis DFT/DFM (Design for Test/Manufacturing) Silicon & System Validation Board Design, Reference Boards Test Software (firmware, bios), Tools Validation Content Development Validation and Debug HW+SW Validation 7
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Design vs Verification career ? 8
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Design vs Verification ● Continuous increase in complexity of designs ○ More and more integration ○ System On Chip designs ○ IP based design approach ○ Emphasis on low power, high performance, ○ High speed IOs and AMS logic ● Verification is no longer just running tests ○ Advanced Test benches need architecture and design ○ Always more to be verified in lesser time - needing more constant innovation ○ Multiple aspects of verification - Functional, Formal, power, performance, emulation ○ VIP (Verification IP) based approach ○ Debug challenges 9
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Functional Verification Performance Verification Power Aware verification Clocking and CDC verification FPGA/ Emulation Simulation Formal DFT/DFM Verification HW/SW Co Verification 10
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Functional Verification ● Ensuring Functional Correctness ● Majorly Simulation based ● Test bench Architecture and design ○ Developing Agents, BFMs, drivers, checkers, VIPs ○ Defining right tests and methodology ● Microarchitecture and feedback ○ Learning microarchitecture for Test plans, debugs ○ Feedback to design ● Regressions, Automation, Coverage ○ Opportunities to Innovate for quality and faster closure 11
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Formal Verification ● Formal Technologies gaining importance ● Model Checking used increases Verification efficiency ○ Exhaustively covers all input scenarios for correctness ○ Limited to smaller designs/units ● Assertion Based Verification (ABV) ○ Assertions written for Model checking can be used in simulation ○ Works as checker, coverage and debug utility 12
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Formal Verification ● Formal Apps ○ Predefined assertion library for recurring tasks ○ Connectivity checks, X-propagation, register testing, CDC checks, etc ● Challenges (Opportunities) ○ Developing Assertions to capture Model behavior ○ Debugging property failures ○ Need thorough understanding of design/microarchitecture ○ Identifying correct design elements for maximizing benefits of Formal Verification 13
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Performance Verification ● Verifying that design meets the target bandwidth and latency numbers ● Increasingly important with SOC designs having processor & memory subsystems and other IPs along with interconnect designs ● Analyze metrics with realistic stimulus / benchmarks ○ Peak bandwidth, idle and loaded latencies, memory/bus utilization etc ● Opportunities ○ Understanding and modelling realistic stimulus/benchmarks ○ Performance measuring/tracking infrastructure for simulations ○ Debugging design bottlenecks ○ Performance model development 14
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Power Verification ● As important as Functionality Verification ○ A design consuming 2x power than budget is dead and has no workarounds ● Several low power techniques used in current SOC designs ○ Clock gating, Power gating, ● Power Analysis ○ Estimating power at RTL and Gate Level Simulations ○ Define stimulus for peak and average power ● Power Aware Simulations ○ Functional correctness with power domain ON/OFF ○ UPF - IEEE 1801 Standard 15
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Clocking Verification ● No more designs without - multiple and asynchronous clocks ● Clock Domain Crossing (CDC) Verification ○ Synchronizers (2-3 FF for single bit transfers) ○ Async FIFOs (for multi-bit data transfer) ○ Functional RTL simulations might not catch all the issues. ● CDC Verification Methodology with tools ○ Structural - Verifies presence of synchronizers in all signals crossing two clock domains. ○ Functional - Synchronizers are actually working ■ Data loss, Data incoherence problems ■ Tools can infer assertions , use formal approach, inject metastability, vary clock edges .. 16
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - FPGA Emulation/Prototyping ● Simulation speedups achieved by moving time consuming hardware to FPGA/emulators ● Opportunities ○ Need more hardware skills (synthesis) and debug ○ Advanced Verification methodologies to deal with emulation friendly design 17
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - HW/SW Co-verification ● HW and SW development and Verification happen together ○ Reduces overall product development time ● Opportunities ○ HW Verification engineers works close with SW development/test engineers ○ Innovations in new methodologies and stimulus to verify HW+SW together ○ Understanding overall product development life cycle 18
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineers - Skills 19
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineers - Skills ● Demanding both HW and SW skills ○ Digital logic, Analog, Computer Architecture, Memories ○ HDLs like SystemVerilog ○ SW Programming Concepts ■ Advanced methodologies like UVM heavily use SW concepts like OOP, factory patterns ○ Version control ■ Build, compile, managing branches ○ Scripting languages ■ Regressions, Automation 20
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineers - Skills ● Analytical thinking , Problem solving ○ Think how to break a design ○ Question design approach ○ Solve Debug challenges ● Communication , Collaboration ○ Most projects need team of design and verification engineers ● Innovation and continuous learning ○ Always need to find better ways 21
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Job vs Career 22
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in JOB Short term regular activity in exchange of payment Short term learning to get job done Income depends on job and demand Do bare minimum effort to get job done CAREER Long term process of learning and development to progress through opportunities Continuous skill development through trainings and learnings needed Increased income earning opportunity with enhanced skill-set, knowledge Go above and beyond tasks to grow A long term satisfying journey through life 23
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Career - Confusions 24
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Career - Confusions ● Is there any career path for Verification Engineers? ● Can I move from Verification to Design in my career? ● Does design engineer get paid more than Verification engineer? ● Is it true that design engineers get to work on important stuff while Verification engineers just look at test, coverage, bug? ● Can I move from Verification to Software Engineer? ● Is it possible to move from Frontend to Backend in my career? ● Can I become a good Verification engineer if I don't like programming? 25
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Career - Facts ● Verification Engineer has a solid career path ○ Two decades back - Design engineer tested their designs ○ Today - Verification of a design needs dedicated skills ■ Scope for broader and deeper skills ○ Verification is increasingly complex and critical ■ Verification consumes majority of project time (Avg - 70%) ■ Increasing demand for Verification engineers (12% CAGR as per industry survey) ○ Verification engineers are involved in project from early stage of design ○ Considered at par with design engineers (including compensation) ○ Several well known Verification technologists across industry 26
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineer - Career Path 27
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineer - Career Path Entry from University - All Technical engineers (Design, Verification, Frontend, Backend, EDA, Validation ) Few years of experience (5+ years) Senior/Staff Engineers - Starts more specialized skills, domain knowledge, more responsibilities Managers Principal Engineers Directors Technologists, Fellows VPs Senior Fellows, Distinguished Engineers 28
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification - Career Path 29
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineer - Career Path Entry Level -Learn, Learn, Learn -Small tasks under guidance -Testbench components Develop/Maintain/Enhance -Regressions, debug -Partial Test plan development -Test writing, coverage closure -Automation -Block/IP ownership -Testplan ownership -Testbench infrastructure Definition, development -Test development -Regressions, debug -Tracking self -Meeting commitments -Assist overall planning -Formal/Power/Performance Mid Level 30
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineer - Career Path Senior Level -Multiple block/IP/SOC ownership -Defining & implementing Methodologies -Testbench architecture and implementation -Regressions, debug -Design, Verification reviews -Domain expertise -Managing/leading teams -Planning and tracking -Interaction with design/arch/SW -Multiple Project level ownership -Engineering advice, reviews and coordination across design, SW, validation, etc -Business unit/Organizational level methodologies, -Industry level participation in forums -Strategy and new initiatives Executive Level 31
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Career Development - Steps ● Learn & Explore ○ Learn skills, Ask questions, clarify ○ Go above and beyond in taking responsibilities ○ Explore different areas - Functional, Formal, Power etc ○ Seek areas/domain that interests ○ Build trust and credibility ● Plan/Goal ○ Set goals and plan. Find Mentors ○ Develop deeper knowledge/skills to advance ● Action ○ Learn, execute and make use of all opportunities ● Evaluate ○ Self introspection and evaluating progress, interests 32
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in My Career Journey C-DOT (~2 yrs) -Board, FPGA design, testing, validation -2 years and slow learning From College Intel (~5 yrs) -Validation/Emulation (2 yrs) -Processor Verification (2.5 yrs) -New team ramping up, lot of great people to learn from -Started disliking bureaucracy Montalvo(Startup - ~3yrs) -Processor Verification -Small and smart team -Fast pace learning with quality -Lots of development from scratch -Shutdown but gained valuable skills IBM (~2 years) -Processor Verification -Small and new Team ramping up -Greatest processor verification engineer interactions -Slow and relaxed work/pace 33 Teaching, Blogging, writing on Verification, VLSI Applied Micro (Current) Processor Verification Small team with great people New designs, latest methodologies, lead role Intel (~3 yrs) -Graphics Processor verification -HW+SW Verification -Methodology -Lead role
Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Thank You 34

Recommended

ASIC design verification
ASIC design verificationASIC design verification
ASIC design verificationGireesh Kallihal
 
SOC Verification using SystemVerilog
SOC Verification using SystemVerilog SOC Verification using SystemVerilog
SOC Verification using SystemVerilog Ramdas Mozhikunnath
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verificationUsha Mehta
 
Functional verification techniques EW16 session
Functional verification techniques EW16 sessionFunctional verification techniques EW16 session
Functional verification techniques EW16 sessionSameh El-Ashry
 
Verification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICsVerification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICsDr. Shivananda Koteshwar
 
Advances in Verification - Workshop at BMS College of Engineering
Advances in Verification - Workshop at BMS College of EngineeringAdvances in Verification - Workshop at BMS College of Engineering
Advances in Verification - Workshop at BMS College of EngineeringRamdas Mozhikunnath
 
Basics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesBasics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesArrow Devices
 
How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?Sameh El-Ashry
 

Recommended

ASIC design verification
ASIC design verificationASIC design verification
ASIC design verificationGireesh Kallihal
 
SOC Verification using SystemVerilog
SOC Verification using SystemVerilog SOC Verification using SystemVerilog
SOC Verification using SystemVerilog Ramdas Mozhikunnath
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verificationUsha Mehta
 
Functional verification techniques EW16 session
Functional verification techniques EW16 sessionFunctional verification techniques EW16 session
Functional verification techniques EW16 sessionSameh El-Ashry
 
Verification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICsVerification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICsDr. Shivananda Koteshwar
 
Advances in Verification - Workshop at BMS College of Engineering
Advances in Verification - Workshop at BMS College of EngineeringAdvances in Verification - Workshop at BMS College of Engineering
Advances in Verification - Workshop at BMS College of EngineeringRamdas Mozhikunnath
 
Basics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesBasics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesArrow Devices
 
How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?Sameh El-Ashry
 
CPU Verification
CPU VerificationCPU Verification
CPU VerificationRamdas Mozhikunnath
 
Challenges in Using UVM at SoC Level
Challenges in Using UVM at SoC LevelChallenges in Using UVM at SoC Level
Challenges in Using UVM at SoC LevelDVClub
 
6 verification tools
6 verification tools6 verification tools
6 verification toolsUsha Mehta
 
The Verification Methodology Landscape
The Verification Methodology LandscapeThe Verification Methodology Landscape
The Verification Methodology LandscapeDVClub
 
Formal verification
Formal verificationFormal verification
Formal verificationDIlawar Singh
 
2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introduction2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introductionUsha Mehta
 
System verilog verification building blocks
System verilog verification building blocksSystem verilog verification building blocks
System verilog verification building blocksNirav Desai
 
Field programable gate array
Field programable gate arrayField programable gate array
Field programable gate arrayNeha Agarwal
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology TutorialArrow Devices
 
Coverage and Introduction to UVM
Coverage and Introduction to UVMCoverage and Introduction to UVM
Coverage and Introduction to UVMDr. Shivananda Koteshwar
 
Verification Challenges and Methodologies
Verification Challenges and MethodologiesVerification Challenges and Methodologies
Verification Challenges and MethodologiesDr. Shivananda Koteshwar
 
Uvm presentation dac2011_final
Uvm presentation dac2011_finalUvm presentation dac2011_final
Uvm presentation dac2011_finalsean chen
 
5 verification methods
5 verification methods5 verification methods
5 verification methodsUsha Mehta
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDilip Mathuria
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysisSurekha PuriGosavi
 
Session 9 advance_verification_features
Session 9 advance_verification_featuresSession 9 advance_verification_features
Session 9 advance_verification_featuresNirav Desai
 
11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_design11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_designUsha Mehta
 
System verilog important
System verilog importantSystem verilog important
System verilog importantelumalai7
 
Session 8 assertion_based_verification_and_interfaces
Session 8 assertion_based_verification_and_interfacesSession 8 assertion_based_verification_and_interfaces
Session 8 assertion_based_verification_and_interfacesNirav Desai
 
UVM TUTORIAL;
UVM TUTORIAL;UVM TUTORIAL;
UVM TUTORIAL;Azad Mishra
 
How to take notes
How to take notesHow to take notes
How to take notesJoanna Jast
 
Cracking Digital VLSI Verification Interview: Interview Success
Cracking Digital VLSI Verification Interview: Interview SuccessCracking Digital VLSI Verification Interview: Interview Success
Cracking Digital VLSI Verification Interview: Interview SuccessRamdas Mozhikunnath
 

More Related Content

What's hot

Challenges in Using UVM at SoC Level
Challenges in Using UVM at SoC LevelChallenges in Using UVM at SoC Level
Challenges in Using UVM at SoC LevelDVClub
 
6 verification tools
6 verification tools6 verification tools
6 verification toolsUsha Mehta
 
The Verification Methodology Landscape
The Verification Methodology LandscapeThe Verification Methodology Landscape
The Verification Methodology LandscapeDVClub
 
2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introduction2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introductionUsha Mehta
 
System verilog verification building blocks
System verilog verification building blocksSystem verilog verification building blocks
System verilog verification building blocksNirav Desai
 
Field programable gate array
Field programable gate arrayField programable gate array
Field programable gate arrayNeha Agarwal
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology TutorialArrow Devices
 
Uvm presentation dac2011_final
Uvm presentation dac2011_finalUvm presentation dac2011_final
Uvm presentation dac2011_finalsean chen
 
5 verification methods
5 verification methods5 verification methods
5 verification methodsUsha Mehta
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDilip Mathuria
 
Session 9 advance_verification_features
Session 9 advance_verification_featuresSession 9 advance_verification_features
Session 9 advance_verification_featuresNirav Desai
 
11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_design11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_designUsha Mehta
 
System verilog important
System verilog importantSystem verilog important
System verilog importantelumalai7
 
Session 8 assertion_based_verification_and_interfaces
Session 8 assertion_based_verification_and_interfacesSession 8 assertion_based_verification_and_interfaces
Session 8 assertion_based_verification_and_interfacesNirav Desai
 

What's hot (20)

CPU Verification
CPU VerificationCPU Verification
CPU Verification
 
Challenges in Using UVM at SoC Level
Challenges in Using UVM at SoC LevelChallenges in Using UVM at SoC Level
Challenges in Using UVM at SoC Level
 
6 verification tools
6 verification tools6 verification tools
6 verification tools
 
The Verification Methodology Landscape
The Verification Methodology LandscapeThe Verification Methodology Landscape
The Verification Methodology Landscape
 
Formal verification
Formal verificationFormal verification
Formal verification
 
2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introduction2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introduction
 
System verilog verification building blocks
System verilog verification building blocksSystem verilog verification building blocks
System verilog verification building blocks
 
Field programable gate array
Field programable gate arrayField programable gate array
Field programable gate array
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology Tutorial
 
Coverage and Introduction to UVM
Coverage and Introduction to UVMCoverage and Introduction to UVM
Coverage and Introduction to UVM
 
Verification Challenges and Methodologies
Verification Challenges and MethodologiesVerification Challenges and Methodologies
Verification Challenges and Methodologies
 
Uvm presentation dac2011_final
Uvm presentation dac2011_finalUvm presentation dac2011_final
Uvm presentation dac2011_final
 
5 verification methods
5 verification methods5 verification methods
5 verification methods
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysis
 
Session 9 advance_verification_features
Session 9 advance_verification_featuresSession 9 advance_verification_features
Session 9 advance_verification_features
 
11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_design11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_design
 
System verilog important
System verilog importantSystem verilog important
System verilog important
 
Session 8 assertion_based_verification_and_interfaces
Session 8 assertion_based_verification_and_interfacesSession 8 assertion_based_verification_and_interfaces
Session 8 assertion_based_verification_and_interfaces
 
UVM TUTORIAL;
UVM TUTORIAL;UVM TUTORIAL;
UVM TUTORIAL;
 

Viewers also liked

How to take notes
How to take notesHow to take notes
How to take notesJoanna Jast
 
Cracking Digital VLSI Verification Interview: Interview Success
Cracking Digital VLSI Verification Interview: Interview SuccessCracking Digital VLSI Verification Interview: Interview Success
Cracking Digital VLSI Verification Interview: Interview SuccessRamdas Mozhikunnath
 
Randomization and Constraints - Workshop at BMS College
Randomization and Constraints - Workshop at BMS CollegeRandomization and Constraints - Workshop at BMS College
Randomization and Constraints - Workshop at BMS CollegeRamdas Mozhikunnath
 
Memory consistency models and basics
Memory consistency models and basicsMemory consistency models and basics
Memory consistency models and basicsRamdas Mozhikunnath
 
SystemVerilog based OVM and UVM Verification Methodologies
SystemVerilog based OVM and UVM Verification MethodologiesSystemVerilog based OVM and UVM Verification Methodologies
SystemVerilog based OVM and UVM Verification MethodologiesRamdas Mozhikunnath
 

Viewers also liked (6)

How to take notes
How to take notesHow to take notes
How to take notes
 
Cracking Digital VLSI Verification Interview: Interview Success
Cracking Digital VLSI Verification Interview: Interview SuccessCracking Digital VLSI Verification Interview: Interview Success
Cracking Digital VLSI Verification Interview: Interview Success
 
Randomization and Constraints - Workshop at BMS College
Randomization and Constraints - Workshop at BMS CollegeRandomization and Constraints - Workshop at BMS College
Randomization and Constraints - Workshop at BMS College
 
Load Store Execution
Load Store ExecutionLoad Store Execution
Load Store Execution
 
Memory consistency models and basics
Memory consistency models and basicsMemory consistency models and basics
Memory consistency models and basics
 
SystemVerilog based OVM and UVM Verification Methodologies
SystemVerilog based OVM and UVM Verification MethodologiesSystemVerilog based OVM and UVM Verification Methodologies
SystemVerilog based OVM and UVM Verification Methodologies
 

Similar to Verification Engineer - Opportunities and Career Path

"Quality Assurance: Achieving Excellence in startup without a Dedicated QA", ...
"Quality Assurance: Achieving Excellence in startup without a Dedicated QA", ..."Quality Assurance: Achieving Excellence in startup without a Dedicated QA", ...
"Quality Assurance: Achieving Excellence in startup without a Dedicated QA", ...Fwdays
 
Introduction to Agile Hardware
Introduction to Agile Hardware Introduction to Agile Hardware
Introduction to Agile Hardware Cprime
 
Duane martin 11 21 14 resume
Duane martin 11 21 14 resumeDuane martin 11 21 14 resume
Duane martin 11 21 14 resumeDuane Martin
 
Engage with...Romax | Driving the Electric Revolution Webinar
Engage with...Romax | Driving the Electric Revolution WebinarEngage with...Romax | Driving the Electric Revolution Webinar
Engage with...Romax | Driving the Electric Revolution WebinarKTN
 
Project Engineer CV - Sanjaykumar Singh
Project Engineer CV - Sanjaykumar SinghProject Engineer CV - Sanjaykumar Singh
Project Engineer CV - Sanjaykumar SinghSanjaykumar Singh
 
Gaurav Dhawan_ Resume.doc
Gaurav Dhawan_ Resume.docGaurav Dhawan_ Resume.doc
Gaurav Dhawan_ Resume.docGaurav Dhawan
 
Embedded Software Engineer
Embedded Software EngineerEmbedded Software Engineer
Embedded Software EngineerVasu Patel
 
Embedded Software Engineer
Embedded Software EngineerEmbedded Software Engineer
Embedded Software EngineerVasu Patel
 
BQ-Engg Design Services 2012
BQ-Engg Design Services 2012BQ-Engg Design Services 2012
BQ-Engg Design Services 2012NEERAJ SRIVASTAVA
 
Kristopher Moyer Resume 04072016
Kristopher Moyer Resume 04072016Kristopher Moyer Resume 04072016
Kristopher Moyer Resume 04072016Kris Moyer
 
Resume_Sanjeeth_PLC_Safety_DCS_Engg_3.6+yrs
Resume_Sanjeeth_PLC_Safety_DCS_Engg_3.6+yrsResume_Sanjeeth_PLC_Safety_DCS_Engg_3.6+yrs
Resume_Sanjeeth_PLC_Safety_DCS_Engg_3.6+yrsSanjeeth Thekkada
 
IBM ALM for aviation safety compliance aerospace
IBM ALM for aviation safety compliance aerospaceIBM ALM for aviation safety compliance aerospace
IBM ALM for aviation safety compliance aerospaceImran Hashmi
 
Sli110725 Sunrise Presentation Short Preso V004
Sli110725 Sunrise Presentation Short Preso V004Sli110725 Sunrise Presentation Short Preso V004
Sli110725 Sunrise Presentation Short Preso V004jstonge49
 
Joel Amzallag
Joel AmzallagJoel Amzallag
Joel Amzallagjamzallag
 
Track c how do we break - jasper
Track c how do we break - jasperTrack c how do we break - jasper
Track c how do we break - jasperchiportal
 

Similar to Verification Engineer - Opportunities and Career Path (20)

Preeti Sharma tech
Preeti Sharma techPreeti Sharma tech
Preeti Sharma tech
 
"Quality Assurance: Achieving Excellence in startup without a Dedicated QA", ...
"Quality Assurance: Achieving Excellence in startup without a Dedicated QA", ..."Quality Assurance: Achieving Excellence in startup without a Dedicated QA", ...
"Quality Assurance: Achieving Excellence in startup without a Dedicated QA", ...
 
Introduction to Agile Hardware
Introduction to Agile Hardware Introduction to Agile Hardware
Introduction to Agile Hardware
 
Duane martin 11 21 14 resume
Duane martin 11 21 14 resumeDuane martin 11 21 14 resume
Duane martin 11 21 14 resume
 
Engage with...Romax | Driving the Electric Revolution Webinar
Engage with...Romax | Driving the Electric Revolution WebinarEngage with...Romax | Driving the Electric Revolution Webinar
Engage with...Romax | Driving the Electric Revolution Webinar
 
Project Engineer CV - Sanjaykumar Singh
Project Engineer CV - Sanjaykumar SinghProject Engineer CV - Sanjaykumar Singh
Project Engineer CV - Sanjaykumar Singh
 
Gaurav Dhawan_ Resume.doc
Gaurav Dhawan_ Resume.docGaurav Dhawan_ Resume.doc
Gaurav Dhawan_ Resume.doc
 
Embedded Software Engineer
Embedded Software EngineerEmbedded Software Engineer
Embedded Software Engineer
 
Embedded Software Engineer
Embedded Software EngineerEmbedded Software Engineer
Embedded Software Engineer
 
Anbazhagan_Resume
Anbazhagan_ResumeAnbazhagan_Resume
Anbazhagan_Resume
 
BQ-Engg Design Services 2012
BQ-Engg Design Services 2012BQ-Engg Design Services 2012
BQ-Engg Design Services 2012
 
Kristopher Moyer Resume 04072016
Kristopher Moyer Resume 04072016Kristopher Moyer Resume 04072016
Kristopher Moyer Resume 04072016
 
Shweta-CV
Shweta-CVShweta-CV
Shweta-CV
 
Sam d chungath cv updated
Sam d chungath cv updatedSam d chungath cv updated
Sam d chungath cv updated
 
Resume_Sanjeeth_PLC_Safety_DCS_Engg_3.6+yrs
Resume_Sanjeeth_PLC_Safety_DCS_Engg_3.6+yrsResume_Sanjeeth_PLC_Safety_DCS_Engg_3.6+yrs
Resume_Sanjeeth_PLC_Safety_DCS_Engg_3.6+yrs
 
IBM ALM for aviation safety compliance aerospace
IBM ALM for aviation safety compliance aerospaceIBM ALM for aviation safety compliance aerospace
IBM ALM for aviation safety compliance aerospace
 
Sli110725 Sunrise Presentation Short Preso V004
Sli110725 Sunrise Presentation Short Preso V004Sli110725 Sunrise Presentation Short Preso V004
Sli110725 Sunrise Presentation Short Preso V004
 
Joel Amzallag
Joel AmzallagJoel Amzallag
Joel Amzallag
 
Track c how do we break - jasper
Track c how do we break - jasperTrack c how do we break - jasper
Track c how do we break - jasper
 
Rich Belfiore 2015
Rich Belfiore 2015Rich Belfiore 2015
Rich Belfiore 2015
 

Recently uploaded

Understanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitectureUnderstanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitecturePixlogix Infotech
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machinePadma Pradeep
 
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphSIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphNeo4j
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsMark Billinghurst
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):comworks
 
Pigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions
 
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationMy Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationRidwan Fadjar
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreternaman860154
 
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...Neo4j
 
Maximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptxMaximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptxOnBoard
 
Benefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksBenefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksSoftradix Technologies
 
The Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxThe Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxMalak Abu Hammad
 
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 3652toLead Limited
 
Azure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & ApplicationAzure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & ApplicationAndikSusilo4
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024BookNet Canada
 
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking MenDelhi Call girls
 
Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slidespraypatel2
 

Recently uploaded (20)

Understanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitectureUnderstanding the Laravel MVC Architecture
Understanding the Laravel MVC Architecture
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machine
 
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphSIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):
 
Pigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food Manufacturing
 
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationMy Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 Presentation
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
The transition to renewables in India.pdf
The transition to renewables in India.pdfThe transition to renewables in India.pdf
The transition to renewables in India.pdf
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreter
 
Vulnerability_Management_GRC_by Sohang Sengupta.pptx
Vulnerability_Management_GRC_by Sohang Sengupta.pptxVulnerability_Management_GRC_by Sohang Sengupta.pptx
Vulnerability_Management_GRC_by Sohang Sengupta.pptx
 
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...
 
Maximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptxMaximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptx
 
Benefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksBenefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other Frameworks
 
The Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxThe Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptx
 
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
 
Azure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & ApplicationAzure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & Application
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
 
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men
 
Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slides
 

Verification Engineer - Opportunities and Career Path

  • 1. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineer -Opportunities and Career Path Ramdas M Verification Engineer & Manager Applied Micro (AMCC) Mentor Graphics HEP Program (July 2016) 1
  • 2. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Introduction - Verification Engineer & Manager - 17 years of experience - Applied Micro, Intel, IBM, C-DOT - www.verificationexcellence.in - Online Teacher & Author - Online courses on Verification - “Cracking Digital VLSI Verification Interviews: Interview Success” - Blogger - - Quora - https://www.quora.com/profile/Ramdas-Mozhikunnath 2
  • 3. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Agenda - VLSI Job categories - Design, Verification and others - Verification Engineer - Opportunities - Job vs Career - Verification Engineer - Career Path - Career development steps 3
  • 4. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in VLSI / Chip designs ● ASIC - Application Specific Integrated Circuits ○ A chip custom designed for an application and for a specific customer ● ASSP - Application Specific Standard Parts ○ A chip designed for an application but targeted at a wider market ○ E.g USB controller, PCIE controller chips ● FPGA - Field Programmable Gate Arrays ○ Array of programmable blocks and programmable interconnects ● SOC - System On Chip ○ Integrated processor subsystem, IOs, controllers etc all on a single chip ● FPGA-SOC - FPGAs with embedded processor subsystems 4
  • 5. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in VLSI ASIC/SOC Design FPGA Design EDA Tools Manufacturing System Design Frontend Backend -Fabrication - Packaging -Wafer sort/testing -Reliability -Board design -Bringup -Validation -Arch/Microarch -Logic/RTL design -Verification -Synthesis, STA -Layout, Routing -Custom Circuits - Library Cells -Mask design -DFT - Scan,BIST 5
  • 6. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Design Engineers Logic / RTL Design (Block, SOC) Microarchitecture, Architecture Power, Performance Analysis/Estimate, Analog/Mixed-Signal Design (High speed I/O, PLL etc) Custom Circuits/Library Design STA - Static Timing Analysis DFT/DFM (Design for Test/Manufacturing) Verification Engineers Functional Verification Formal Verification Power Aware Verification CDC (Clock Domain Crossing) FPGA Emulation Architecture Modelling Verification IP development DFT/DFM verification 6
  • 7. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in EDA Tools Development (Frontend and Backend Tools) Tool development Engineer Testing Engineer Field Application Engineer (FAE) Corporate Application Engineer (CAE) Technical Support STA - Static Timing Analysis DFT/DFM (Design for Test/Manufacturing) Silicon & System Validation Board Design, Reference Boards Test Software (firmware, bios), Tools Validation Content Development Validation and Debug HW+SW Validation 7
  • 8. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Design vs Verification career ? 8
  • 9. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Design vs Verification ● Continuous increase in complexity of designs ○ More and more integration ○ System On Chip designs ○ IP based design approach ○ Emphasis on low power, high performance, ○ High speed IOs and AMS logic ● Verification is no longer just running tests ○ Advanced Test benches need architecture and design ○ Always more to be verified in lesser time - needing more constant innovation ○ Multiple aspects of verification - Functional, Formal, power, performance, emulation ○ VIP (Verification IP) based approach ○ Debug challenges 9
  • 10. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Functional Verification Performance Verification Power Aware verification Clocking and CDC verification FPGA/ Emulation Simulation Formal DFT/DFM Verification HW/SW Co Verification 10
  • 11. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Functional Verification ● Ensuring Functional Correctness ● Majorly Simulation based ● Test bench Architecture and design ○ Developing Agents, BFMs, drivers, checkers, VIPs ○ Defining right tests and methodology ● Microarchitecture and feedback ○ Learning microarchitecture for Test plans, debugs ○ Feedback to design ● Regressions, Automation, Coverage ○ Opportunities to Innovate for quality and faster closure 11
  • 12. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Formal Verification ● Formal Technologies gaining importance ● Model Checking used increases Verification efficiency ○ Exhaustively covers all input scenarios for correctness ○ Limited to smaller designs/units ● Assertion Based Verification (ABV) ○ Assertions written for Model checking can be used in simulation ○ Works as checker, coverage and debug utility 12
  • 13. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Formal Verification ● Formal Apps ○ Predefined assertion library for recurring tasks ○ Connectivity checks, X-propagation, register testing, CDC checks, etc ● Challenges (Opportunities) ○ Developing Assertions to capture Model behavior ○ Debugging property failures ○ Need thorough understanding of design/microarchitecture ○ Identifying correct design elements for maximizing benefits of Formal Verification 13
  • 14. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Performance Verification ● Verifying that design meets the target bandwidth and latency numbers ● Increasingly important with SOC designs having processor & memory subsystems and other IPs along with interconnect designs ● Analyze metrics with realistic stimulus / benchmarks ○ Peak bandwidth, idle and loaded latencies, memory/bus utilization etc ● Opportunities ○ Understanding and modelling realistic stimulus/benchmarks ○ Performance measuring/tracking infrastructure for simulations ○ Debugging design bottlenecks ○ Performance model development 14
  • 15. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Power Verification ● As important as Functionality Verification ○ A design consuming 2x power than budget is dead and has no workarounds ● Several low power techniques used in current SOC designs ○ Clock gating, Power gating, ● Power Analysis ○ Estimating power at RTL and Gate Level Simulations ○ Define stimulus for peak and average power ● Power Aware Simulations ○ Functional correctness with power domain ON/OFF ○ UPF - IEEE 1801 Standard 15
  • 16. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - Clocking Verification ● No more designs without - multiple and asynchronous clocks ● Clock Domain Crossing (CDC) Verification ○ Synchronizers (2-3 FF for single bit transfers) ○ Async FIFOs (for multi-bit data transfer) ○ Functional RTL simulations might not catch all the issues. ● CDC Verification Methodology with tools ○ Structural - Verifies presence of synchronizers in all signals crossing two clock domains. ○ Functional - Synchronizers are actually working ■ Data loss, Data incoherence problems ■ Tools can infer assertions , use formal approach, inject metastability, vary clock edges .. 16
  • 17. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - FPGA Emulation/Prototyping ● Simulation speedups achieved by moving time consuming hardware to FPGA/emulators ● Opportunities ○ Need more hardware skills (synthesis) and debug ○ Advanced Verification methodologies to deal with emulation friendly design 17
  • 18. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Opportunities - HW/SW Co-verification ● HW and SW development and Verification happen together ○ Reduces overall product development time ● Opportunities ○ HW Verification engineers works close with SW development/test engineers ○ Innovations in new methodologies and stimulus to verify HW+SW together ○ Understanding overall product development life cycle 18
  • 19. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineers - Skills 19
  • 20. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineers - Skills ● Demanding both HW and SW skills ○ Digital logic, Analog, Computer Architecture, Memories ○ HDLs like SystemVerilog ○ SW Programming Concepts ■ Advanced methodologies like UVM heavily use SW concepts like OOP, factory patterns ○ Version control ■ Build, compile, managing branches ○ Scripting languages ■ Regressions, Automation 20
  • 21. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineers - Skills ● Analytical thinking , Problem solving ○ Think how to break a design ○ Question design approach ○ Solve Debug challenges ● Communication , Collaboration ○ Most projects need team of design and verification engineers ● Innovation and continuous learning ○ Always need to find better ways 21
  • 22. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Job vs Career 22
  • 23. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in JOB Short term regular activity in exchange of payment Short term learning to get job done Income depends on job and demand Do bare minimum effort to get job done CAREER Long term process of learning and development to progress through opportunities Continuous skill development through trainings and learnings needed Increased income earning opportunity with enhanced skill-set, knowledge Go above and beyond tasks to grow A long term satisfying journey through life 23
  • 24. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Career - Confusions 24
  • 25. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Career - Confusions ● Is there any career path for Verification Engineers? ● Can I move from Verification to Design in my career? ● Does design engineer get paid more than Verification engineer? ● Is it true that design engineers get to work on important stuff while Verification engineers just look at test, coverage, bug? ● Can I move from Verification to Software Engineer? ● Is it possible to move from Frontend to Backend in my career? ● Can I become a good Verification engineer if I don't like programming? 25
  • 26. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Career - Facts ● Verification Engineer has a solid career path ○ Two decades back - Design engineer tested their designs ○ Today - Verification of a design needs dedicated skills ■ Scope for broader and deeper skills ○ Verification is increasingly complex and critical ■ Verification consumes majority of project time (Avg - 70%) ■ Increasing demand for Verification engineers (12% CAGR as per industry survey) ○ Verification engineers are involved in project from early stage of design ○ Considered at par with design engineers (including compensation) ○ Several well known Verification technologists across industry 26
  • 27. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineer - Career Path 27
  • 28. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineer - Career Path Entry from University - All Technical engineers (Design, Verification, Frontend, Backend, EDA, Validation ) Few years of experience (5+ years) Senior/Staff Engineers - Starts more specialized skills, domain knowledge, more responsibilities Managers Principal Engineers Directors Technologists, Fellows VPs Senior Fellows, Distinguished Engineers 28
  • 29. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification - Career Path 29
  • 30. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineer - Career Path Entry Level -Learn, Learn, Learn -Small tasks under guidance -Testbench components Develop/Maintain/Enhance -Regressions, debug -Partial Test plan development -Test writing, coverage closure -Automation -Block/IP ownership -Testplan ownership -Testbench infrastructure Definition, development -Test development -Regressions, debug -Tracking self -Meeting commitments -Assist overall planning -Formal/Power/Performance Mid Level 30
  • 31. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Verification Engineer - Career Path Senior Level -Multiple block/IP/SOC ownership -Defining & implementing Methodologies -Testbench architecture and implementation -Regressions, debug -Design, Verification reviews -Domain expertise -Managing/leading teams -Planning and tracking -Interaction with design/arch/SW -Multiple Project level ownership -Engineering advice, reviews and coordination across design, SW, validation, etc -Business unit/Organizational level methodologies, -Industry level participation in forums -Strategy and new initiatives Executive Level 31
  • 32. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Career Development - Steps ● Learn & Explore ○ Learn skills, Ask questions, clarify ○ Go above and beyond in taking responsibilities ○ Explore different areas - Functional, Formal, Power etc ○ Seek areas/domain that interests ○ Build trust and credibility ● Plan/Goal ○ Set goals and plan. Find Mentors ○ Develop deeper knowledge/skills to advance ● Action ○ Learn, execute and make use of all opportunities ● Evaluate ○ Self introspection and evaluating progress, interests 32
  • 33. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in My Career Journey C-DOT (~2 yrs) -Board, FPGA design, testing, validation -2 years and slow learning From College Intel (~5 yrs) -Validation/Emulation (2 yrs) -Processor Verification (2.5 yrs) -New team ramping up, lot of great people to learn from -Started disliking bureaucracy Montalvo(Startup - ~3yrs) -Processor Verification -Small and smart team -Fast pace learning with quality -Lots of development from scratch -Shutdown but gained valuable skills IBM (~2 years) -Processor Verification -Small and new Team ramping up -Greatest processor verification engineer interactions -Slow and relaxed work/pace 33 Teaching, Blogging, writing on Verification, VLSI Applied Micro (Current) Processor Verification Small team with great people New designs, latest methodologies, lead role Intel (~3 yrs) -Graphics Processor verification -HW+SW Verification -Methodology -Lead role
  • 34. Verification Engineer - Career Path by Ramdas www.verificationexcellence.in Thank You 34