Hybrid Algorithm for Analog Circuit Design Automation
•
4 likes•754 views
Analog components play important role in VLSI system especially in mixed-signal system where the analog components and digital components are integrated on the same chip. Despite their importance, design automation for analog circuit still lags behind that of digital circuits. With challenging analog circuit design problems and a few analog circuit design engineers, there are economic reasons for automating the analog design process.
Report
Share
Report
Share
Recommended
Project 2 Cascode
This document summarizes the design, simulation, and experimental results of a cascode amplifier circuit with 1mA and 10uA current levels. The circuit was designed and simulated in LTSpice, then built experimentally. For both current levels, the experimental results showed lower maximum voltage gain, lower upper half-power frequencies, and poorer frequency response compared to simulations. Analysis found the experimental results were 7-31% lower in maximum gain and 93-95% lower in upper half-power frequency compared to simulations. Possible reasons for discrepancies between simulation and experiment are discussed.
Lcr meter-6630 e
The test frequency of the 6630E economic LCR meter is AC 10Hz-10MHz. and is suitable for the LCR testes of AC signals.
Two stage op amp design on cadence
This report details the design of a two-stage operational amplifier (op-amp) in Cadence. It begins with hand calculations of component parameters. A schematic is plotted and simulated for DC and AC analysis. The initial design does not meet specifications, so component parameters are modified through several iterations until specifications are met. Finally, geometry optimization using Mosek in MATLAB is presented, though long calculation times prevented results. The report demonstrates the op-amp design process from initial calculations through simulation and optimization to meet specifications.
Dual slope for DVM PPT
This document discusses a dual slope analog to digital converter (ADC). It includes:
1) A block diagram showing the basic components of a dual slope ADC.
2) A circuit diagram of the dual slope ADC implementation.
3) An analysis of the time domain operation of the dual slope ADC.
ADC - Dual Slope Integrator
A fascinating question has always been - how can you convert an analog voltage to an equivalent digital word? One of the many interesting architectures available is the dual-slope integrator. This Analog-to-Digital Converter (ADC) has been at the heart of the Digital Volt Meter (DVM) for decades.
Ece523 folded cascode design
• Designed a single stage folded cascode op-amp which had atleast 50 dB gain and 135 MHz Unity Gain Bandwidth for the three temperature corners (typical, slow and fast), in Cadence.
• The op-amp had a phase margin of atleast 64º and an output swing of atleast 1.46 V for the temperature corners (27,-40,100).
• Designed a common mode feedback for the amplifier and achieved a common mode accuracy of 0.01 V.
Design of two stage OPAMP
This document discusses the design of MEMS resonator systems with integrated readout circuitry. It first describes methods for extracting the threshold voltage of MOSFETs. It then covers the design of a differential amplifier, including determining its transconductance, voltage transfer characteristics, input common mode range, slew rate and frequency response. Next, it examines modeling an electromechanical nanocantilever sensor for mass detection. It provides equations for calculating small mass changes and the snap-in voltage of the cantilever-driver system. Finally, it presents the design process and SPICE simulation of a two-stage operational amplifier.
The making of the Perfect MOSFET Final
The document discusses the components that make up an optimal MOSFET, including silicon, packaging, and gate drivers. It analyzes various losses associated with each component, such as conduction losses, dynamic losses, and parasitic effects. Distributed parameters, parasitic resistances and inductances are shown to affect current rise times, shoot-through, and reverse recovery losses. Thermal and packaging considerations like footprint and price are also covered. Integration and current density optimization are important to designing the perfect MOSFET.
Recommended
Project 2 Cascode
This document summarizes the design, simulation, and experimental results of a cascode amplifier circuit with 1mA and 10uA current levels. The circuit was designed and simulated in LTSpice, then built experimentally. For both current levels, the experimental results showed lower maximum voltage gain, lower upper half-power frequencies, and poorer frequency response compared to simulations. Analysis found the experimental results were 7-31% lower in maximum gain and 93-95% lower in upper half-power frequency compared to simulations. Possible reasons for discrepancies between simulation and experiment are discussed.
Lcr meter-6630 e
The test frequency of the 6630E economic LCR meter is AC 10Hz-10MHz. and is suitable for the LCR testes of AC signals.
Two stage op amp design on cadence
This report details the design of a two-stage operational amplifier (op-amp) in Cadence. It begins with hand calculations of component parameters. A schematic is plotted and simulated for DC and AC analysis. The initial design does not meet specifications, so component parameters are modified through several iterations until specifications are met. Finally, geometry optimization using Mosek in MATLAB is presented, though long calculation times prevented results. The report demonstrates the op-amp design process from initial calculations through simulation and optimization to meet specifications.
Dual slope for DVM PPT
This document discusses a dual slope analog to digital converter (ADC). It includes:
1) A block diagram showing the basic components of a dual slope ADC.
2) A circuit diagram of the dual slope ADC implementation.
3) An analysis of the time domain operation of the dual slope ADC.
ADC - Dual Slope Integrator
A fascinating question has always been - how can you convert an analog voltage to an equivalent digital word? One of the many interesting architectures available is the dual-slope integrator. This Analog-to-Digital Converter (ADC) has been at the heart of the Digital Volt Meter (DVM) for decades.
Ece523 folded cascode design
• Designed a single stage folded cascode op-amp which had atleast 50 dB gain and 135 MHz Unity Gain Bandwidth for the three temperature corners (typical, slow and fast), in Cadence.
• The op-amp had a phase margin of atleast 64º and an output swing of atleast 1.46 V for the temperature corners (27,-40,100).
• Designed a common mode feedback for the amplifier and achieved a common mode accuracy of 0.01 V.
Design of two stage OPAMP
This document discusses the design of MEMS resonator systems with integrated readout circuitry. It first describes methods for extracting the threshold voltage of MOSFETs. It then covers the design of a differential amplifier, including determining its transconductance, voltage transfer characteristics, input common mode range, slew rate and frequency response. Next, it examines modeling an electromechanical nanocantilever sensor for mass detection. It provides equations for calculating small mass changes and the snap-in voltage of the cantilever-driver system. Finally, it presents the design process and SPICE simulation of a two-stage operational amplifier.
The making of the Perfect MOSFET Final
The document discusses the components that make up an optimal MOSFET, including silicon, packaging, and gate drivers. It analyzes various losses associated with each component, such as conduction losses, dynamic losses, and parasitic effects. Distributed parameters, parasitic resistances and inductances are shown to affect current rise times, shoot-through, and reverse recovery losses. Thermal and packaging considerations like footprint and price are also covered. Integration and current density optimization are important to designing the perfect MOSFET.
Quasi-resonant Flyback Converter Simulations with Saber - APEC 2016
This tutorial shows Saber applied to the modeling and simulation of a common AC/DC power converter topology. The automation available in the Saber environment allows the converter to be thoroughly verified and regression-tested over a broad range of operating conditions.
Ece 523 project – fully differential two stage telescopic op amp
• Designed a two stage op-amp with first stage as a telescopic amplifier and second stage being a common source, in Cadence.
• Simulated the loop characteristics of the amplifier to have atleast 100 MHz Unity Gain Bandwidth, 65 dB gain and 60º phase margin (both differential loop and Common Mode) for three temperature (27,-40,100) corners.
• Extracted the layout of the design in Virtuoso (after passing DRC an LVS) and simulated the differential loop performances of the extracted netlist.
• Designed a third order Butterworth filter with 100 KHz corner frequency using the op-amp.
Simplified svpwm algorithm for neutral point clamped 3 level inverter fed dtc...
In this paper, a simplified space vector pulse width modulation (SVPWM) method has been developed for three phase three-level voltage source inverter fed to direct torque controlled (DTC) induction motor drive. The space vector diagram of three-level inverter is simplified into two-level inverter. So the selection of switching sequences is done as conventional two-level SVPWM method.Where in conventional direct torque control (CDTC), the stator flux and torque are directly controlled by the selection of optimal switching modes. The selection is made to restrict the flux and torque errors in corresponding hysteresis bands. In spite of its fast torque response, it has more flux, torque and current ripples in steady state. To overcome the ripples in steady state, a space vector based pulse width modulation (SVPWM) methodology is proposed in this paper. The proposed SVPWM method reduces the computational burden and reduces the total harmonic distortion compared with 2-level one and the conventional one also. To strengthen the voice simulation is carried out and the corresponding results are presented.
Ece 126
This document summarizes the design of a constant current reference circuit. It includes a circuit schematic, HSPICE code, and analysis of the current output. The constant current reference uses a start-up circuit, cascode bias circuit, and current reference circuit to output a constant current of 25 microamps. Simulation results show the circuit operates as intended, maintaining the target output current.
Project1
This document summarizes a student's design project to create a constant current reference circuit. It includes the circuit schematic and HSPICE code for the design. Simulation results show the design produces a constant current output within the required range of 1.8VDD (+/- 10%), demonstrating the circuit works as intended.
Power Electronic for Single-Phase Grid-Connected PV System.
An intelligent technique a high performance of a power electronic interface for single-phase grid connected (SPG) PV system. The functions of the power converter of a PV system consists of Maximum Power Point Tracking (MPPT), a combination of different methods (hybrid methods) is promising, including short circuit current method with of one of the direct methods incremental inductance, DC/DC boost converter, DC/AC universal bridge, which convert the solar dc power into high quality ac power for feeding into the grid power.
The proposed system components models are implemented in Matlab/Simulink environment and interfaced with SimPowerSystem toolbox. The suggested topology has several desirable features such as better utilization of the PV array, higher efficiency. Further, due to the very nature of the suggested topology, the PV array appears as a floating source to the grid.
Design of a Fully Differential Folded-Cascode Operational Amplifier
This document summarizes the design of a fully differential operational amplifier and a second-order Butterworth filter using the designed op-amp. The op-amp was designed using a folded-cascode topology to meet specifications across temperature variations. Simulation results showed it met most specifications. A layout was created and tested, matching the schematic performance. A Butterworth biquad filter was also designed using the op-amp, with simulation results showing corner frequencies around the specified 22kHz point across temperatures.
Ldo project
This document describes the design calculations for a low voltage dropout regulator to provide an output voltage of 3.3V from an input of 5V. It involves calculating the range of bias voltages and sizes of the transistors in the regulator circuit. Transistor widths are determined to keep transistors in saturation and ensure sufficient drive. The calculations result in transistor width and length values that are then simulated before and after layout to verify the regulator design meets specifications.
A Consensus Calibration Based on TMI and Windsat
This document discusses efforts to create a consensus calibration between sensors to make their radiances physically consistent. It describes using multiple methods to generate recalibrations between sensors like TMI and Windsat. The current consensus calibration is based on TMI and Windsat, using TMI as the transfer standard with Windsat given 3 times the weight. This summary calibration is applied to other sensors like AMSR-E and SSM/I. The document also discusses plans to refine the consensus calibration further.
ASP
This document appears to be a student project report on analog signal processing. It includes an introduction discussing why analog signal processing is still important despite digitization trends. It then discusses some common issues with using operational amplifiers in analog circuits and advantages of using operational transconductance amplifiers instead. The report goes on to provide circuit diagrams and simulations of various analog filters and oscillators designed using OTAs.
EEP301: Process control trainer
This document summarizes observations from an experiment on a process control trainer. It examines concepts like distance/velocity lag, transfer lag, two-step control, and proportional control. The main observations are:
1) Detector response time decreases when it is closer to the heating element or when throttle rate is increased, reducing lag.
2) Transfer lag exhibits similar characteristics to distance lag, with faster response for closer detector placement or higher throttle.
3) Two-step control reduces oscillations but can increase steady state error, which rises with greater overlap between control signals.
4) In proportional control, steady state offset increases and stability decreases with narrower proportional band due to a larger error signal.
Original Digital Transistor KRC105 C105M C105 100mA 50V TO-92 New
This document provides specifications for 6 types of epitaxial planar NPN transistors (KRC101-KRC106). The transistors have built-in bias resistors to simplify circuit design. Key specifications include maximum voltage and current ratings, electrical characteristics like DC current gain and switching times, and I-V and G-I curves showing performance over temperature ranges.
Lect2 up320 (100328)
The document discusses improved open-loop comparators and latches. It begins with an overview of autozeroing comparators, which use feedback to cancel offset voltages. Differential and single-ended autozeroed comparator circuit implementations are shown. The document then covers hysteresis, which reduces noise sensitivity using positive feedback to create a switching threshold range. External circuits are presented for generating hysteresis. Internal hysteresis circuits using positive feedback of the comparator output are also described. Calculation examples are provided for designing comparators with hysteresis and determining switching thresholds.
A Novel Space Vector Modulation (SVM) Controlled Inverter For Adjustable Spee...
A Novel Space Vector Modulation (SVM) Controlled Inverter For Adjustable Spee...International Journal of Engineering Inventions www.ijeijournal.com
The peer-reviewed International Journal of Engineering Inventions (IJEI) is started with a mission to encourage contribution to research in Science and Technology. Encourage and motivate researchers in challenging areas of Sciences and Technology.Lect2 up240 (100328)
This document provides an overview and examples of cascode op amp design. It discusses the benefits of cascode op amps such as improved frequency behavior and gain. It then covers the design of single-stage and two-stage cascode op amps. An example shows the design process for a balanced two-stage cascode op amp to meet specifications like gain, bandwidth, output swing, and common-mode rejection ratio. Transistor sizing is determined through calculations of transconductance and output resistance.
Taklimat ifolio pelajar
ifolio is an integrated portfolio management system that will replace SPIN as the learning management system beginning in the first semester of the 2012-2013 academic year at the university. ifolio consists of course portfolios to replace SPIN and learning portfolios. The document then outlines the various components that make up the course portfolio in ifolio such as downloading course outlines, viewing announcements, submitting assignments, using discussion forums, and taking quizzes.
More Related Content
What's hot
Quasi-resonant Flyback Converter Simulations with Saber - APEC 2016
This tutorial shows Saber applied to the modeling and simulation of a common AC/DC power converter topology. The automation available in the Saber environment allows the converter to be thoroughly verified and regression-tested over a broad range of operating conditions.
Ece 523 project – fully differential two stage telescopic op amp
• Designed a two stage op-amp with first stage as a telescopic amplifier and second stage being a common source, in Cadence.
• Simulated the loop characteristics of the amplifier to have atleast 100 MHz Unity Gain Bandwidth, 65 dB gain and 60º phase margin (both differential loop and Common Mode) for three temperature (27,-40,100) corners.
• Extracted the layout of the design in Virtuoso (after passing DRC an LVS) and simulated the differential loop performances of the extracted netlist.
• Designed a third order Butterworth filter with 100 KHz corner frequency using the op-amp.
Simplified svpwm algorithm for neutral point clamped 3 level inverter fed dtc...
In this paper, a simplified space vector pulse width modulation (SVPWM) method has been developed for three phase three-level voltage source inverter fed to direct torque controlled (DTC) induction motor drive. The space vector diagram of three-level inverter is simplified into two-level inverter. So the selection of switching sequences is done as conventional two-level SVPWM method.Where in conventional direct torque control (CDTC), the stator flux and torque are directly controlled by the selection of optimal switching modes. The selection is made to restrict the flux and torque errors in corresponding hysteresis bands. In spite of its fast torque response, it has more flux, torque and current ripples in steady state. To overcome the ripples in steady state, a space vector based pulse width modulation (SVPWM) methodology is proposed in this paper. The proposed SVPWM method reduces the computational burden and reduces the total harmonic distortion compared with 2-level one and the conventional one also. To strengthen the voice simulation is carried out and the corresponding results are presented.
Ece 126
This document summarizes the design of a constant current reference circuit. It includes a circuit schematic, HSPICE code, and analysis of the current output. The constant current reference uses a start-up circuit, cascode bias circuit, and current reference circuit to output a constant current of 25 microamps. Simulation results show the circuit operates as intended, maintaining the target output current.
Project1
This document summarizes a student's design project to create a constant current reference circuit. It includes the circuit schematic and HSPICE code for the design. Simulation results show the design produces a constant current output within the required range of 1.8VDD (+/- 10%), demonstrating the circuit works as intended.
Power Electronic for Single-Phase Grid-Connected PV System.
An intelligent technique a high performance of a power electronic interface for single-phase grid connected (SPG) PV system. The functions of the power converter of a PV system consists of Maximum Power Point Tracking (MPPT), a combination of different methods (hybrid methods) is promising, including short circuit current method with of one of the direct methods incremental inductance, DC/DC boost converter, DC/AC universal bridge, which convert the solar dc power into high quality ac power for feeding into the grid power.
The proposed system components models are implemented in Matlab/Simulink environment and interfaced with SimPowerSystem toolbox. The suggested topology has several desirable features such as better utilization of the PV array, higher efficiency. Further, due to the very nature of the suggested topology, the PV array appears as a floating source to the grid.
Design of a Fully Differential Folded-Cascode Operational Amplifier
This document summarizes the design of a fully differential operational amplifier and a second-order Butterworth filter using the designed op-amp. The op-amp was designed using a folded-cascode topology to meet specifications across temperature variations. Simulation results showed it met most specifications. A layout was created and tested, matching the schematic performance. A Butterworth biquad filter was also designed using the op-amp, with simulation results showing corner frequencies around the specified 22kHz point across temperatures.
Ldo project
This document describes the design calculations for a low voltage dropout regulator to provide an output voltage of 3.3V from an input of 5V. It involves calculating the range of bias voltages and sizes of the transistors in the regulator circuit. Transistor widths are determined to keep transistors in saturation and ensure sufficient drive. The calculations result in transistor width and length values that are then simulated before and after layout to verify the regulator design meets specifications.
A Consensus Calibration Based on TMI and Windsat
This document discusses efforts to create a consensus calibration between sensors to make their radiances physically consistent. It describes using multiple methods to generate recalibrations between sensors like TMI and Windsat. The current consensus calibration is based on TMI and Windsat, using TMI as the transfer standard with Windsat given 3 times the weight. This summary calibration is applied to other sensors like AMSR-E and SSM/I. The document also discusses plans to refine the consensus calibration further.
ASP
This document appears to be a student project report on analog signal processing. It includes an introduction discussing why analog signal processing is still important despite digitization trends. It then discusses some common issues with using operational amplifiers in analog circuits and advantages of using operational transconductance amplifiers instead. The report goes on to provide circuit diagrams and simulations of various analog filters and oscillators designed using OTAs.
EEP301: Process control trainer
This document summarizes observations from an experiment on a process control trainer. It examines concepts like distance/velocity lag, transfer lag, two-step control, and proportional control. The main observations are:
1) Detector response time decreases when it is closer to the heating element or when throttle rate is increased, reducing lag.
2) Transfer lag exhibits similar characteristics to distance lag, with faster response for closer detector placement or higher throttle.
3) Two-step control reduces oscillations but can increase steady state error, which rises with greater overlap between control signals.
4) In proportional control, steady state offset increases and stability decreases with narrower proportional band due to a larger error signal.
Original Digital Transistor KRC105 C105M C105 100mA 50V TO-92 New
This document provides specifications for 6 types of epitaxial planar NPN transistors (KRC101-KRC106). The transistors have built-in bias resistors to simplify circuit design. Key specifications include maximum voltage and current ratings, electrical characteristics like DC current gain and switching times, and I-V and G-I curves showing performance over temperature ranges.
Lect2 up320 (100328)
The document discusses improved open-loop comparators and latches. It begins with an overview of autozeroing comparators, which use feedback to cancel offset voltages. Differential and single-ended autozeroed comparator circuit implementations are shown. The document then covers hysteresis, which reduces noise sensitivity using positive feedback to create a switching threshold range. External circuits are presented for generating hysteresis. Internal hysteresis circuits using positive feedback of the comparator output are also described. Calculation examples are provided for designing comparators with hysteresis and determining switching thresholds.
A Novel Space Vector Modulation (SVM) Controlled Inverter For Adjustable Spee...
A Novel Space Vector Modulation (SVM) Controlled Inverter For Adjustable Spee...International Journal of Engineering Inventions www.ijeijournal.com
The peer-reviewed International Journal of Engineering Inventions (IJEI) is started with a mission to encourage contribution to research in Science and Technology. Encourage and motivate researchers in challenging areas of Sciences and Technology.Lect2 up240 (100328)
This document provides an overview and examples of cascode op amp design. It discusses the benefits of cascode op amps such as improved frequency behavior and gain. It then covers the design of single-stage and two-stage cascode op amps. An example shows the design process for a balanced two-stage cascode op amp to meet specifications like gain, bandwidth, output swing, and common-mode rejection ratio. Transistor sizing is determined through calculations of transconductance and output resistance.
What's hot (15)
Quasi-resonant Flyback Converter Simulations with Saber - APEC 2016
Quasi-resonant Flyback Converter Simulations with Saber - APEC 2016
Ece 523 project – fully differential two stage telescopic op amp
Ece 523 project – fully differential two stage telescopic op amp
Simplified svpwm algorithm for neutral point clamped 3 level inverter fed dtc...
Simplified svpwm algorithm for neutral point clamped 3 level inverter fed dtc...
Power Electronic for Single-Phase Grid-Connected PV System.
Power Electronic for Single-Phase Grid-Connected PV System.
Design of a Fully Differential Folded-Cascode Operational Amplifier
Design of a Fully Differential Folded-Cascode Operational Amplifier
Original Digital Transistor KRC105 C105M C105 100mA 50V TO-92 New
Original Digital Transistor KRC105 C105M C105 100mA 50V TO-92 New
A Novel Space Vector Modulation (SVM) Controlled Inverter For Adjustable Spee...
A Novel Space Vector Modulation (SVM) Controlled Inverter For Adjustable Spee...
Viewers also liked
Taklimat ifolio pelajar
ifolio is an integrated portfolio management system that will replace SPIN as the learning management system beginning in the first semester of the 2012-2013 academic year at the university. ifolio consists of course portfolios to replace SPIN and learning portfolios. The document then outlines the various components that make up the course portfolio in ifolio such as downloading course outlines, viewing announcements, submitting assignments, using discussion forums, and taking quizzes.
Web 2.0 Annotation & Bookmarking Tools: A Quick Guide
This document provides an overview of the social bookmarking tool Delicious. Delicious allows users to save, organize, and share bookmarks online. Key features include tagging bookmarks, accessing bookmarks from any computer, discovering bookmarks shared by other users through RSS feeds, and creating a public profile. The document discusses how Delicious can be used in education by supporting lectures, building learning communities through tags, increasing networking outside of class, and promoting student analysis and management of resources. Instructions are provided on creating an account, bookmarking web pages, making bookmarks public or private, and searching or filtering bookmarks.
Web 2.0 Social Networking Tools: A Quick Guide
This document provides a quick guide to using various social networking tools for educational purposes, beginning with Facebook. It describes Facebook as a platform that allows developers to create web applications that integrate with Facebook's social network. The document outlines several advantages of using Facebook for education, including its communication features, ability to foster online learning communities, and ways it can enhance teacher-student and student-student interaction. It then provides directions on getting started with a Facebook account including signing up, completing a profile, and finding friends.
Web 2.0 Sharing Tools: A Quick Guide
This document provides a quick guide to various web 2.0 sharing tools including SlideShare, Zoho Share, Scribd, Google Docs, Evernote, YouTube, Flickr, Dropbox, 4Shared, and Pearltrees. It discusses what each tool is, its benefits, and how to get started using it through step-by-step instructions. For example, it explains that SlideShare allows users to share presentations online, outlines its benefits such as marketing and organizing materials, and describes how to search, upload, and edit presentations on the site.
Web 2.0 Research Tools: A Quick Guide
CiteULike is a free online tool for researchers to organize academic references and share them with colleagues. It allows users to save references from websites with a bookmarklet, automatically extracting citation details. References can be tagged, shared in groups, and exported to bibliographic formats. CiteULike helps researchers keep track of literature, organize their research, and promote their work.
Web 2.0 Tools in Education: A Quick Guide
This chapter discusses blogs and their use in education. A blog is a website where users can write and post content on an ongoing basis. New posts appear at the top. Blogs have several advantages for education including being easy to set up, publish content, update from anywhere, and reach a large audience. The chapter explains how to get started with the blogging platform Blogger.
Web 2.0 Quiz & Assessment Tools
This document provides an overview of the Web 2.0 tools ProProfs Quiz Maker and Socrative. It discusses what each tool is, their benefits, how to get started with them, and references additional resources. ProProfs Quiz Maker allows users to easily create online quizzes and tests using a drag-and-drop interface, while Socrative is a student response system that allows teachers to assess students in real-time using devices like tablets and smartphones. Both tools have benefits for education like student engagement, assessment capabilities, and sharing of content.
Web 2.0 Mindmapping & Brainstorming Tools: A Quick Guide
This document provides an overview of the online mind mapping and brainstorming tool Bubbl.us. It can be used to create mind maps and brainstorming diagrams in the browser. Users enter a main topic and then add ideas and thoughts as colorful, linked text bubbles. The tool is simple and easy to use. Some key benefits are that it saves time and supplies compared to traditional mind mapping, does not require account creation, and helps organize thoughts and generate ideas.
Web 2.0 Curation Tools: A Quick Guide
This document provides instructions for getting started with the social curation tool List.ly. It explains that List.ly allows users to create lists on various topics and embed them on their blogs, allowing other users to add to and update the lists. The instructions describe how to create a List.ly account, make a new list by adding a title and description, and insert different types of content like videos, web pages, text, and photos. Users can then publish their lists and share them on other sites and with other users.
Web 2.0 Survey & Polling Tools: A Quick Guide
Polldaddy is an online survey and polling tool that makes it easy for users to create polls and surveys, add questions and answers, and embed the polls on websites. Educators can use Polldaddy features for quizzes, gathering feedback, and getting reviews from students, which saves time compared to paper-based methods. Polldaddy allows adding media like images and video to polls and filtering responses, and collects responses on mobile devices.
Viewers also liked (20)
Web 2.0 Annotation & Bookmarking Tools: A Quick Guide
Web 2.0 Annotation & Bookmarking Tools: A Quick Guide
Web 2.0 Mindmapping & Brainstorming Tools: A Quick Guide
Web 2.0 Mindmapping & Brainstorming Tools: A Quick Guide
Aplikasi Perangkaian Sosial Web 2.0 dalam Pendidikan
Aplikasi Perangkaian Sosial Web 2.0 dalam Pendidikan
Similar to Hybrid Algorithm for Analog Circuit Design Automation
Ee660 ex 24_bi_cmos_comparisons_all
This document evaluates and compares four circuits - a CMOS inverter, BiCMOS emitter follower, BiCMOS common emitter, and BiCMOS gated diode - at different power supply voltages and device sizes using SPICE modeling. It analyzes the circuits' DC transfer characteristics, noise margins, power usage, small signal characteristics, frequency response, and identifies how performance is impacted as devices are scaled down. Overall, the CMOS inverter generally has better noise margins and small signal characteristics, while the BiCMOS emitter follower has lower power usage and higher output impedance making it suitable as a buffer.
Design of Two CMOS Differential Amplifiers
High performance, 0.6u process CMOS differential amplifiers were designed in Cadence. Design specifications included differential gain, 3-db bandwidth, output swing, input common mode range, phase margin, total static power consumption, slew rate, and common mode rejection ratio.
bandgap ppt
This document describes the implementation of a bandgap reference circuit. It was designed by M. Lingadhar Reddy under the guidance of Mr. G. Shiva Kumar at GITAM University in Hyderabad, India from 2013-2015. The document outlines the basic operation of a bandgap reference circuit, which produces a reference voltage that is stable over changes in temperature, supply voltage, and process parameters. It discusses the tool and technology used, different approaches to bandgap references, and details the design and simulation results of a two-stage CMOS operational amplifier and final bandgap reference circuit implemented in a 90nm CMOS technology using Cadence Virtuoso.
Modelling and Simulation of a SAR ADC with Internally Generated Conversion Si...
This paper presents the modeling and simulation of a 833.33 kS/s, 51.279µW successive
approximation register(SAR) Analog to Digital Converter(ADC) using 0.18μm CMOS technology that uses
internally generated signal for approximation for low power applications. The ADC is powered by single supply
voltage of 1V. In our scheme, comparator output time and bit settling time of the Digital to Analog
Converter(DAC) are utilized to generate a signal level such that the next step of the conversion can take place.
This model is significant for Globally Asynchronous Locally Synchronous(GALS) system integration.
finalreport
1) The document describes an experiment to test for non-linearities in a V265 ADC using signals from a photomultiplier tube (PMT) over a range of input voltages.
2) The results showed different behavior between the channels of the V265 ADC and a calibrated QDC. This indicates the V265 ADC has non-linear response characteristics that vary between channels.
3) Additional tests using a signal generator confirmed the V265 ADC has a non-linear response, while the QDC behaved linearly as expected. The experiment allowed the V265 ADC non-linearity to be quantified for each channel.
200 m hz flash adc
This summarizes a document describing a 6-bit 200MHz flash analog-to-digital converter (ADC) with redundancy. It uses small latched comparators and redundancy to reduce offset errors. Simulations show it achieves 5.3 effective number of bits, consumes 1.56mW of power, and has a figure of merit of 0.2 pJ/conversion step, making it suitable for applications requiring low power consumption. Redundancy allows selecting the closest comparator to the ideal threshold for each level, reducing offset effects.
Single Stage Differential Folded Cascode Amplifier
The document presents the final report of a folded cascode amplifier design project. Key aspects of the design include:
1) The amplifier was designed to meet specifications including a gain of 85 dB, output swing of 1.4 V, and slew rate of 10 V/us.
2) A folded cascode topology was chosen to provide high output swing. Transistor sizes were calculated to meet the gain, slew rate, and output swing requirements.
3) Simulation results showed the design met all specifications, with an actual gain of 85.76 dB, phase margin of 60.1 degrees, and slew rate of 9.52 V/us.
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
An improved design of CMOS dynamic latch comparator with dual input dual output with a simple
design of three stages is represented. The basic disadvantages of latch type comparators are overcome by
producing an edge triggered comparison. The circuit is designed for a resolution of 300nV and the power
consumption is reduced to 450uW. It is designed for 1.8V DC supply voltage and 1 MHz clock frequency for
PVT variations. The simulation of the comparator is done in Cadence® Virtuoso Analog Design Environment
using 180nm technology. The error quotient is reduced less than 5% by adding a buffer stage. The delay is
brought down to 5nS. The active area appreciably is reduced. Layout of the proposed comparator has been
simulated in Cadence® Virtuoso Layout XL Design Environment. DRC and LVS have been verified.
DESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIER
The document describes the design of a differential input, single-ended output two-stage operational amplifier. A current mirror topology is used to meet the design specifications, including a differential voltage gain of at least 80 dB, output voltage swing range of at least 1.45 V, slew rate of at least 10 V/μs, and power dissipation of less than 0.35 mW. The design approach, schematic, analysis of DC operating points, AC performance, and output voltage swing are presented. Simulation results show the amplifier meets all specifications except for a slightly reduced slew rate of 9.79 V/μs.
Kf3617641768
International Journal of Engineering Research and Applications (IJERA) aims to cover the latest outstanding developments in the field of all Engineering Technologies & science.
International Journal of Engineering Research and Applications (IJERA) is a team of researchers not publication services or private publications running the journals for monetary benefits, we are association of scientists and academia who focus only on supporting authors who want to publish their work. The articles published in our journal can be accessed online, all the articles will be archived for real time access.
Our journal system primarily aims to bring out the research talent and the works done by sciaentists, academia, engineers, practitioners, scholars, post graduate students of engineering and science. This journal aims to cover the scientific research in a broader sense and not publishing a niche area of research facilitating researchers from various verticals to publish their papers. It is also aimed to provide a platform for the researchers to publish in a shorter of time, enabling them to continue further All articles published are freely available to scientific researchers in the Government agencies,educators and the general public. We are taking serious efforts to promote our journal across the globe in various ways, we are sure that our journal will act as a scientific platform for all researchers to publish their works online.
Design of Filter Circuits using MATLAB, Multisim, and Excel
The purpose of this project was to design crossover active filter circuits, in order to drive music through three different types of speakers. So, high frequencies would be sent through a Tweeter speaker, low frequencies would be sent through a Woofer speaker, and middle frequencies would be sent through a Midbass driver speaker. Three circuits were created to drive these speakers. Multisim, MATLAB, and Excel, were all used in the design process in order to create the filter circuits correctly.
Circuit Theory 2: Filters Project Report
The purpose of this project was to design crossover active filter circuits, in order to drive music through three different types of speakers. So, high frequencies would be sent through a Tweeter speaker, low frequencies would be sent through a Woofer speaker, and middle frequencies would be sent through a Midbass driver speaker. Three circuits were created to drive these speakers. Multisim, MATLAB, and Excel, were all used in the design process in order to create the filter circuits correctly.
Project_Kaveh & Mohammad
This document presents the design of a high performance folded cascade OTA and sample and hold circuit. The OTA is designed to achieve 10-bit resolution while operating at a 28 MHz sampling frequency. Simulation results show the OTA achieves a high open loop gain of 72 dB and bandwidth of 112 MHz, with a phase margin of 73 degrees. A low resistance transmission gate switch is designed to reduce charge injection and clock feedthrough effects during sampling. The circuit is implemented in a 130 nm CMOS technology.
SAR ADC's and industrial Applications
The document discusses successive approximation analog-to-digital converters (ADCs). It outlines the converter type, provides an example of how successive approximation works using a 10-bit resolution, and discusses literature comparing published ADC designs. It also summarizes the market for ADC ICs, listing major manufacturers and comparing features of Texas Instruments' 6-channel SAR ADCs.
Folded cascode1
The document describes the design of a folded cascode operational amplifier. Key points:
- The goal is to design an op-amp with over 80dB gain, 10MHz bandwidth, 5V/us slew rate, and other specs using a folded cascode topology.
- Hand calculations are shown for determining device sizes to meet the gain, bandwidth, and slew rate specs.
- Simulation results show a gain of 17.5k, 604.7Hz bandwidth, and 3.5V/us slew rate, meeting most but not all specs.
- Analysis discusses the pros and cons of this topology, noting the difficulty of achieving high slew rate and the narrow input/
Unit IV DA & AD Convertors and Phase Locked Loop
Analog-to-digital, digital-to-analog, sample and hold circuits; voltage controlled oscillator, phase locked loop – operating principles, applications of PLL.
Design of a High Speed, Rail-to-Rail input CMOS comparator
The document describes the design of a high-speed, rail-to-rail input CMOS comparator. It discusses the comparator specifications, various circuit topologies including NMOS input, PMOS input, and combined rail-to-rail comparator. It also describes the circuit optimization process using simulation and optimization algorithms to meet the design goals of 2mV resolution and ≤500ps delay. Simulation results show the comparator operates as intended across the entire input common mode range from 0-1.2V with fast switching speeds under 500ps.
Digital Control Systems
This chapter discusses digital control systems, including their components and operation. Digital control systems consist of a digital controller, analog to digital converter (ADC), and digital to analog converter (DAC). The ADC converts analog signals from sensors into digital signals for the controller. The controller processes the digital signals and outputs digital signals to the DAC. The DAC then converts the digital outputs back into analog signals to act on the physical system. Key aspects covered include comparing analog and digital control loops, describing the operation of ADCs and DACs, and selecting appropriate sampling frequencies to avoid signal distortion.
Project
The document discusses challenges in analog circuit design for ultra-deep-submicrometer (UDSM) CMOS technologies. Low supply voltages and increased gate leakage affect transistor performance and circuit design. A comparator circuit is modified from a 0.11-micron to 65-nanometer process to address these issues. The modified design uses amplifier pairs to boost voltages and improve timing at low supply voltages. Measurement results show the modified comparator achieves faster speeds and lower power compared to the original design migrated to 65nm technology.
ANALOG TO DIGITAL CONVERTERS
Dr. Ambedkar Institute of Technology in Bengaluru. The document discusses analog to digital converters (ADCs), which convert continuous analog voltages to discrete digital codes. It describes several types of ADC architectures, including flash ADCs, pipeline ADCs, successive approximation ADCs, and oversampled ADCs. For flash ADCs, it provides details on their design and operation, accuracy issues related to resistor matching and comparator offsets, and discusses two-step flash ADCs which reduce component count. Operational amplifiers used in the amplification stage also impact accuracy.
Similar to Hybrid Algorithm for Analog Circuit Design Automation (20)
Modelling and Simulation of a SAR ADC with Internally Generated Conversion Si...
Modelling and Simulation of a SAR ADC with Internally Generated Conversion Si...
Single Stage Differential Folded Cascode Amplifier
Single Stage Differential Folded Cascode Amplifier
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
Design of Filter Circuits using MATLAB, Multisim, and Excel
Design of Filter Circuits using MATLAB, Multisim, and Excel
Design of a High Speed, Rail-to-Rail input CMOS comparator
Design of a High Speed, Rail-to-Rail input CMOS comparator
More from Noralina A.
Project Management
This document outlines the key phases of project management: initiation, planning and design, executing, monitoring and controlling, reporting, and closing. It emphasizes tracking resources, risks, issues, and documentation throughout the project process to deliver projects on time, within budget, and according to scope and quality requirements. Contact information is provided for further discussion.
The ZIG ZAG
The document discusses the principle that the road to success is not a straight line, but rather a zig zag path, and that assessing one's mental capital such as knowledge and relationships or relationship capital can lead to greater financial capital.
How to Check Internet Line
To check your internet line, first remove your splitter and connect your phone directly to the wall socket to check for noise or issues making and receiving calls. Then, directly connect your modem to the wall without the splitter to check the internet connection on your computer. Monitor your DSL and internet lights - blinking or red lights indicate a problem, which may be solved by restarting your modem or checking connections and account settings with your internet service provider.
Busbar Blocking System
This document discusses busbar blocking systems for power system protection. It explains that while busbars were often left unprotected in the past due to reliability and coordination challenges, busbar blocking technology can now provide fast and selective protection. The document outlines the requirements, types of protection, and operation of busbar blocking schemes. It provides examples of how busbar blocking is applied using overcurrent relays and communications between relays to block tripping during feeder faults but allow fast tripping for busbar faults. Busbar blocking provides benefits like faster fault clearing and minimal additional cost compared to relying on upstream feeder protection alone.
Switching Transient Problem with Loads
This document discusses transient problems related to load switching that can cause nuisance tripping of adjustable speed drives (ASDs). It notes that ASDs use voltage source inverters with capacitors in the DC link, making them sensitive to overvoltage transients from utility capacitor switching or load switching. Such transients from load switching can generate high frequency impulses when energizing inductive loads like relays or contactors. Simultaneously energizing large transformers and capacitor banks can also cause dynamic overvoltage problems if system resonances occur. Protection methods include electrical separation of sensitive equipment, as well as using filters, isolation transformers, and shielding.
Malaysian Writer website Penulis Malaysia
Website (Blog) Penulis-Penulis di Malaysia
Alamat surat-menyurat, no. untuk dihubungi
Malaysian Writer's website
Ulasan Novel "Sang Pemimpi" karya Andrea Hirata
Ulasan novel Sang Pemimpi karya Andrea Hirata memberi tumpuan kepada watak Arai yang digambarkan sebagai pemimpin berbakat. Watak Arai mempunyai sifat-sifat kepimpinan seperti ide kreatif, optimisme, karisma, dan semangat seni yang membantu menggerakkan teman-temannya. Novel ini menggambarkan perjalanan hidup Arai dan kawan-kawannya serta cabaran mereka dalam memperoleh pendidikan.
Profile Summary_Noralina
Noralina Abdul Aziz has over 3 years of experience in helpdesk, IT support, and troubleshooting roles. She has a Bachelor's degree in Electric & Electronic Engineering and certifications in Project Management and Microsoft Office. Currently, she works as a permanent employee providing IT support for Kao (M) Sdn Bhd, a consumer goods company. Previously, she held roles at OCK Setia Engineering and Chuan Heng Trading Co.
More from Noralina A. (8)
Recently uploaded
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
原版一模一样【微信：741003700 】【(csu毕业证书)查尔斯特大学毕业证硕士学历】【微信：741003700 】学位证，留信认证（真实可查，永久存档）offer、雅思、外壳等材料/诚信可靠,可直接看成品样本，帮您解决无法毕业带来的各种难题！外壳，原版制作，诚信可靠，可直接看成品样本。行业标杆！精益求精，诚心合作，真诚制作！多年品质 ,按需精细制作，24小时接单,全套进口原装设备。十五年致力于帮助留学生解决难题，包您满意。
本公司拥有海外各大学样板无数，能完美还原海外各大学 Bachelor Diploma degree, Master Degree Diploma
1:1完美还原海外各大学毕业材料上的工艺：水印，阴影底纹，钢印LOGO烫金烫银，LOGO烫金烫银复合重叠。文字图案浮雕、激光镭射、紫外荧光、温感、复印防伪等防伪工艺。材料咨询办理、认证咨询办理请加学历顾问Q/微741003700
留信网认证的作用:
1:该专业认证可证明留学生真实身份
2:同时对留学生所学专业登记给予评定
3:国家专业人才认证中心颁发入库证书
4:这个认证书并且可以归档倒地方
5:凡事获得留信网入网的信息将会逐步更新到个人身份内，将在公安局网内查询个人身份证信息后，同步读取人才网入库信息
6:个人职称评审加20分
7:个人信誉贷款加10分
8:在国家人才网主办的国家网络招聘大会中纳入资料，供国家高端企业选择人才
Recycled Concrete Aggregate in Construction Part III
Using recycled concrete aggregates (RCA) for pavements is crucial to achieving sustainability. Implementing RCA for new pavement can minimize carbon footprint, conserve natural resources, reduce harmful emissions, and lower life cycle costs. Compared to natural aggregate (NA), RCA pavement has fewer comprehensive studies and sustainability assessments.
22CYT12-Unit-V-E Waste and its Management.ppt
Introduction- e - waste – definition - sources of e-waste– hazardous substances in e-waste - effects of e-waste on environment and human health- need for e-waste management– e-waste handling rules - waste minimization techniques for managing e-waste – recycling of e-waste - disposal treatment methods of e- waste – mechanism of extraction of precious metal from leaching solution-global Scenario of E-waste – E-waste in India- case studies.
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
this notes have been created
by Eric36 at nyamata ttc
after readings
pe book for y2sme .
Understanding Inductive Bias in Machine Learning
This presentation explores the concept of inductive bias in machine learning. It explains how algorithms come with built-in assumptions and preferences that guide the learning process. You'll learn about the different types of inductive bias and how they can impact the performance and generalizability of machine learning models.
The presentation also covers the positive and negative aspects of inductive bias, along with strategies for mitigating potential drawbacks. We'll explore examples of how bias manifests in algorithms like neural networks and decision trees.
By understanding inductive bias, you can gain valuable insights into how machine learning models work and make informed decisions when building and deploying them.
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
The rivalry between prominent international actors for dominance over Central Asia's hydrocarbon
reserves and the ancient silk trade route, along with China's diplomatic endeavours in the area, has been
referred to as the "New Great Game." This research centres on the power struggle, considering
geopolitical, geostrategic, and geoeconomic variables. Topics including trade, political hegemony, oil
politics, and conventional and nontraditional security are all explored and explained by the researcher.
Using Mackinder's Heartland, Spykman Rimland, and Hegemonic Stability theories, examines China's role
in Central Asia. This study adheres to the empirical epistemological method and has taken care of
objectivity. This study analyze primary and secondary research documents critically to elaborate role of
china’s geo economic outreach in central Asian countries and its future prospect. China is thriving in trade,
pipeline politics, and winning states, according to this study, thanks to important instruments like the
Shanghai Cooperation Organisation and the Belt and Road Economic Initiative. According to this study,
China is seeing significant success in commerce, pipeline politics, and gaining influence on other
governments. This success may be attributed to the effective utilisation of key tools such as the Shanghai
Cooperation Organisation and the Belt and Road Economic Initiative.
New techniques for characterising damage in rock slopes.pdf
rock mass characterization and New techniques for characterising damage in rock slopes
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
As digital technology becomes more deeply embedded in power systems, protecting the communication
networks of Smart Grids (SG) has emerged as a critical concern. Distributed Network Protocol 3 (DNP3)
represents a multi-tiered application layer protocol extensively utilized in Supervisory Control and Data
Acquisition (SCADA)-based smart grids to facilitate real-time data gathering and control functionalities.
Robust Intrusion Detection Systems (IDS) are necessary for early threat detection and mitigation because
of the interconnection of these networks, which makes them vulnerable to a variety of cyberattacks. To
solve this issue, this paper develops a hybrid Deep Learning (DL) model specifically designed for intrusion
detection in smart grids. The proposed approach is a combination of the Convolutional Neural Network
(CNN) and the Long-Short-Term Memory algorithms (LSTM). We employed a recent intrusion detection
dataset (DNP3), which focuses on unauthorized commands and Denial of Service (DoS) cyberattacks, to
train and test our model. The results of our experiments show that our CNN-LSTM method is much better
at finding smart grid intrusions than other deep learning algorithms used for classification. In addition,
our proposed approach improves accuracy, precision, recall, and F1 score, achieving a high detection
accuracy rate of 99.50%.
ACEP Magazine edition 4th launched on 05.06.2024
This document provides information about the third edition of the magazine "Sthapatya" published by the Association of Civil Engineers (Practicing) Aurangabad. It includes messages from current and past presidents of ACEP, memories and photos from past ACEP events, information on life time achievement awards given by ACEP, and a technical article on concrete maintenance, repairs and strengthening. The document highlights activities of ACEP and provides a technical educational article for members.
Casting-Defect-inSlab continuous casting.pdf
Casting-Defect-inSlab continuous casting. Casting-Defect-inSlab continuous casting. Casting-Defect-inSlab continuous casting. Casting-Defect-inSlab continuous casting. Casting-Defect-inSlab continuous casting. Casting-Defect-inSlab continuous casting. Casting-Defect-inSlab continuous casting. Casting-Defect-inSlab continuous casting
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Sinan from the Delivery Hero mobile infrastructure engineering team shares a deep dive into performance acceleration with Gradle build cache optimizations. Sinan shares their journey into solving complex build-cache problems that affect Gradle builds. By understanding the challenges and solutions found in our journey, we aim to demonstrate the possibilities for faster builds. The case study reveals how overlapping outputs and cache misconfigurations led to significant increases in build times, especially as the project scaled up with numerous modules using Paparazzi tests. The journey from diagnosing to defeating cache issues offers invaluable lessons on maintaining cache integrity without sacrificing functionality.
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Traditionally, dealing with real-time data pipelines has involved significant overhead, even for straightforward tasks like data transformation or masking. However, in this talk, we’ll venture into the dynamic realm of WebAssembly (WASM) and discover how it can revolutionize the creation of stateless streaming pipelines within a Kafka (Redpanda) broker. These pipelines are adept at managing low-latency, high-data-volume scenarios.
Recently uploaded (20)
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdf
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
Hybrid Algorithm for Analog Circuit Design Automation
- 1. NAME: NORALINA ABDUL AZIZ MATRIC NO: A117805 SUPERVISOR NAME: DR. SAWAL HAMID MD. ALI EXAMINER NAME: DR. SHABIUL HYBRID ALGORITHM FOR ANALOG CIRCUIT DESIGN AUTOMATION
- 3. OBJECTIVES
- 4. SCOPE
- 5. METHODOLOGY
- 6. MATHEMATICAL ANALYSIS Specification given are Ad = 30 dB and channel length, L = 0.18µm NMOS PMOS Lambda, λ 0.09 V-1 0.09 V-1 threshold voltage, Vth 0.3694303 V -0.3823437 V process transconductance parameter, kn’ 171.0/2 µA/V2 -37.0/2 µA/V2 MOSIS BSIM3 parameter
- 7. METHODOLOGY NMOS PMOS Gate voltage, VG 1 V 1.24489 V Source voltage, VS 518.759 mV 1.8 V VGS = VG – VS 0.481241 V -0.55511 V Vth 0.3694303 V -0.3823437 V |Vov| = |VGS| – |Vth| 0.111811 V 0.172766 V kn’ 342µ A/V2 -74µ A/V2 Parameter for determined transconductance
- 8. METHODOLOGY NMOS PMOS Kn’ 342 µA/V2 -74 µA/V2 Vov 0.111811 V 0.172766 V ro = VA/ID 111 KΩ 111 KΩ gm 402.4409W 112.1371W W 2.68 µ 8.02 µ Parameter for determined channel width, W of MOSFET gm = kn’(W/L)VOV Ad = (½) gmro
- 9. METHODOLOGY
- 10. METHODOLOGY value Gain 26 dB Gain bandwidth 23 dB Cut off frequency 50 MHz Values of gain and cut - off frequency of the OTA circuit
- 11. METHODOLOGY values Gain 24.584 dB Gain bandwidth 21.584 dB
- 12. METHODOLOGY Calculation Values Optimize Values W for NMOS 2.68 µ 5.743 µ W for PMOS 8.02 µ 28.719 µ gain 24.584 dB 24.670 dB
- 13. METHODOLOGY
- 14. METHODOLOGY
- 15. METHODOLOGY AFTER BEFORE ERROR W for NMOS 5.8000 µ 5.7430 µ 0.99 % W for PMOS 20.000 µ 28.719 µ 30.36 % Magnitude 24.671 dB 24.656 dB 0.06 % Timing 10 minutes 20 minutes
- 16. S EW N CONCLUSION After some calculations are done, the W values obtained from this calculation are 2.68µ for NMOS and 8.02µ for PMOS MOSFET. Then, the calculations are proceeded by doing simulation in LTSPICE. After simulation, the gain is 26dB. There are 4dB differences. This is because doing calculation using the equation actually does not consider all parameters of 0.18µ technology, but while doing simulation, the simulator will consider all these parameters. After that, the circuit is simulated again using WINSPICE simulator and the gain is 24.584dB. The difference in gain values between LTSPICE and WINSPICE is because simulation engine between these simulators are not the same. Then, GA will be implemented by MATLAB. After GA tool is runned it comes with the optimized values of W that is 5.743µ for NMOS and 28.719µ for PMOS. The gain for this optimized value is 24.656 dB. This shows that the optimized gain value for OTA circuit is 24.656 dB and no other values are best beside that. GA was also runned with the ranges that are very close with calculation values as guide or called as hybrid. The difference in timing between hybrid and before hybrid is about 10 minutes. The error for this difference gain only 0.06%.