SlideShare a Scribd company logo
SILICONE ON INSULATOR
PRESENTED BY,
Mutharasi . A
Introduction
Invention
What is SOI ?
Why is SOI ?
Fabrication of SOI
Types of SOI
Floating body effect and History effect in PD-SOI
Advantages of SOI
Limitations of SOI
Applications of SOI
Conclusion and Future work
CONTENT
Latest fabrication technology.
Chip in a Blanket.
Silicon-on-Silicon.
Increasing demand for high performance, low power & low area
among micro-electronic device led to its invention.
INTRODUCTION
SOI (silicon-on-insulator) has been known for ~ 20 years.
In 1993 Honeywell started product development of SOI to support commercial aircraft
electronic engine controls.
First it was used for military purposes in U.S.A.
INVENTION
It is the latest fabrication technique.
It is easier & cheaper.
Transistors are build on a silicon layer resting on insulating layer of silicon-di-
oxide known as BOX (burried oxide).
Only a thin layer from a face of the wafer used for making electronic
components, the rest essentially serves as mechanical support. S.O.I.
WHAT IS SOI ?
To enhance the performance.
Higher speed.
Less power consumption.
Easier fabrication.
Cheaper etching process.
More electronic devices can be fabricated on same chip (30% more than bulk).
It reduces parasitic capacitance when compared to bulk or epi-wafers. S.O.I.
WHY SOI ?
Fewer mask and ion implementation steps (because of the elimination of well & field
isolation implements).
Less complex (costly) lithography and etching required to achieve next-generation
performance.
Some fabrication process:
SIMOX – Separation by Implantation of Oxygen
Smart-cut SOI Technology
BESOI – Bond and Etch-back SOI
SOS – Silicon-on-Sapphire S.O.I.
FABRICATION OF SOI ?
1.PD-SOI ,
2.FD-SOI .
1.Partially Depleted SOI(PD-SOI):
Silicon dioxide layer is thicker.
History dependent.
The exact voltage depends on the history of source, gate, and drain
voltages leading up to the current time (the “history effect”).
TYPES OF SOI
2.Planer fully Depleted SOI:
FD-SOI technology relies on an ultra- thin layer of silicon over a Buried Oxide
(commonly called BOX).
History independent.
Usually seen in Partially-Depleted S.O.I.
The MOS structure is accompanied by a parasitic bipolar device in parallel.
The base of this device is ‘floating’.
FLOATING BODY EFFECT:
HISTORY EFFECT IN PD-SOI:
In PD—SOI the next switching time marginally depends on previous
switching time.
The second switch is seen to be faster than the first switch. This is
known as ‘History Effect’.
ADVANTAGES Of S.O.I. :
Suitable for high-energy radiation environments.
Parasitic capacitances of SOI devices are much smaller.
Elemination of Substrate Noise .
Less Temperature SensitivitY.
Easier scale-down of threshold voltage.
Higher transconductance (especially of FD) implies higher gain.
Lower power consumption compared to bulk devices at low current
level.
LIMITATIONS OF S.O.I. :
Self-heating
Major bottleneck is high manufacturing costs of the wafer.
Floating-body effects impede extensive usage of SOI.
Floating body causes the History Effect
APPLICATION :
Daily use product such as markets such as :
Mobile Internet Devices (Smartphones, Tablets, Netbooks …),
Imaging (Digital Camera, Camcorders…),
Cellular Telecom,
Mobile Multimedia
Home Multimedia (Set Top Box, TV, Blu-Ray),
Automotive Infotainment,
etc.
CONCLUSION AND FUTURE WORK :
We have investigated the SOI technology and its application to next
generation low power, high performance DRAM systems by intensive
simulations.
Due to its characteristics, SOI is fast becoming a standard in IC fabrication.
Several companies have taken up SOI manufacturing.
High-volume production of SOI is yet to become common.
REFERENCE :
J.P. Colinge, “Silicon-On-Insulator Technology: Materials to VLSI, Second Edition” ,
D. K. Sadana and M. Current, “Fabrication of Silicon-On- Insulator (SOI) Wafers Using
Ion Implantation”.
J. Kuo, Low- Voltage SOI CMOS VLSI Devices and Circuits.
http://www.jpl.nasa.gov
http://www.google.com
silicone on insulator

More Related Content

What's hot

CMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverterCMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverter
Ikhwan_Fakrudin
 
WPE
WPEWPE
Finfet
FinfetFinfet
Finfet
Aditya Singh
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor LogicDiwaker Pant
 
VLSI Design(Fabrication)
VLSI Design(Fabrication)VLSI Design(Fabrication)
VLSI Design(Fabrication)
Trijit Mallick
 
Finfet Technology
Finfet TechnologyFinfet Technology
Finfet Technology
Srinivas Vasamsetti
 
Analog Layout and Process Concern
Analog Layout and Process ConcernAnalog Layout and Process Concern
Analog Layout and Process Concernasinghsaroj
 
Finfets
FinfetsFinfets
Lightly Doped Drain
Lightly Doped DrainLightly Doped Drain
Lightly Doped Drain
Sudhanshu Janwadkar
 
EC6601 VLSI Design CMOS Fabrication
EC6601 VLSI Design   CMOS FabricationEC6601 VLSI Design   CMOS Fabrication
EC6601 VLSI Design CMOS Fabrication
chitrarengasamy
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layoutE ER Yash nagaria
 
Layout02 (1)
Layout02 (1)Layout02 (1)
Layout02 (1)
venkat1234_nxp
 
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...
Sofics
 
Twin well process
Twin well processTwin well process
Twin well process
dragonpradeep
 
Layouts
LayoutsLayouts
MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effects
Lee Rather
 
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGNSHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
NITHIN KALLE PALLY
 

What's hot (20)

CMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverterCMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverter
 
WPE
WPEWPE
WPE
 
Finfet
FinfetFinfet
Finfet
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
VLSI Design(Fabrication)
VLSI Design(Fabrication)VLSI Design(Fabrication)
VLSI Design(Fabrication)
 
Finfet Technology
Finfet TechnologyFinfet Technology
Finfet Technology
 
Analog Layout and Process Concern
Analog Layout and Process ConcernAnalog Layout and Process Concern
Analog Layout and Process Concern
 
Latch up
Latch upLatch up
Latch up
 
Finfets
FinfetsFinfets
Finfets
 
Lightly Doped Drain
Lightly Doped DrainLightly Doped Drain
Lightly Doped Drain
 
EC6601 VLSI Design CMOS Fabrication
EC6601 VLSI Design   CMOS FabricationEC6601 VLSI Design   CMOS Fabrication
EC6601 VLSI Design CMOS Fabrication
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layout
 
Layout02 (1)
Layout02 (1)Layout02 (1)
Layout02 (1)
 
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...
 
Twin well process
Twin well processTwin well process
Twin well process
 
Cmos design rule
Cmos design ruleCmos design rule
Cmos design rule
 
Layouts
LayoutsLayouts
Layouts
 
MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effects
 
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGNSHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
 
Vlsi 2
Vlsi 2Vlsi 2
Vlsi 2
 

Similar to silicone on insulator

Soi cmos device technology
Soi cmos device technologySoi cmos device technology
Soi cmos device technology
Đình Khanh Nguyễn
 
11.proposed thermal circuit model for the cost effective design of fin fet
11.proposed thermal circuit model for the cost effective design of fin fet11.proposed thermal circuit model for the cost effective design of fin fet
11.proposed thermal circuit model for the cost effective design of fin fetAlexander Decker
 
Proposed thermal circuit model for the cost effective design of fin fet
Proposed thermal circuit model for the cost effective design of fin fetProposed thermal circuit model for the cost effective design of fin fet
Proposed thermal circuit model for the cost effective design of fin fetAlexander Decker
 
Ultra Thin Body SOI FETs
Ultra Thin Body SOI FETsUltra Thin Body SOI FETs
Ultra Thin Body SOI FETssindhu reddy
 
Polymeric Surge Arrester
Polymeric Surge ArresterPolymeric Surge Arrester
Polymeric Surge Arrester
COMPAQ INTERNATIONAL
 
S3 s short course intro soi apps (1)
S3 s short course intro soi apps (1)S3 s short course intro soi apps (1)
S3 s short course intro soi apps (1)
cddsoitec
 
SOI Applications -- an overview and some examples
SOI Applications -- an overview and some examplesSOI Applications -- an overview and some examples
SOI Applications -- an overview and some examples
Adele Hars
 
SiC Based DC-DC Converter_Without Video.pptx
SiC Based DC-DC Converter_Without Video.pptxSiC Based DC-DC Converter_Without Video.pptx
SiC Based DC-DC Converter_Without Video.pptx
SureshJK
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication pptManjushree Mashal
 
Performance_Evaluation_of_Fully_Depleted_Silicon_on_Insulator_MOSFET.pdf
Performance_Evaluation_of_Fully_Depleted_Silicon_on_Insulator_MOSFET.pdfPerformance_Evaluation_of_Fully_Depleted_Silicon_on_Insulator_MOSFET.pdf
Performance_Evaluation_of_Fully_Depleted_Silicon_on_Insulator_MOSFET.pdf
IJEACS
 
Lect2 up020 (100324)
Lect2 up020 (100324)Lect2 up020 (100324)
Lect2 up020 (100324)aicdesign
 
P si
P siP si
Manufacturing of Electronics
Manufacturing of ElectronicsManufacturing of Electronics
Manufacturing of Electronics
A. John Hart
 
Fabrication of Semiconductors
Fabrication of SemiconductorsFabrication of Semiconductors
Fabrication of Semiconductors
aman1312
 
Digital Electronics and Integrated Circuits - Unit 4
Digital Electronics and Integrated Circuits - Unit 4Digital Electronics and Integrated Circuits - Unit 4
Digital Electronics and Integrated Circuits - Unit 4
Dhivya Ramachandran
 
IRJET- A Review on Solar Cell Crystal Silicon
IRJET-  	  A Review on Solar Cell Crystal SiliconIRJET-  	  A Review on Solar Cell Crystal Silicon
IRJET- A Review on Solar Cell Crystal Silicon
IRJET Journal
 
Oxidation
OxidationOxidation
Oxidation
ImranAhmad225
 
microfabrication-180118174836 (1).pdf
microfabrication-180118174836 (1).pdfmicrofabrication-180118174836 (1).pdf
microfabrication-180118174836 (1).pdf
Senguttuvan Nagarajan
 

Similar to silicone on insulator (20)

REPORT
REPORTREPORT
REPORT
 
Soi cmos device technology
Soi cmos device technologySoi cmos device technology
Soi cmos device technology
 
11.proposed thermal circuit model for the cost effective design of fin fet
11.proposed thermal circuit model for the cost effective design of fin fet11.proposed thermal circuit model for the cost effective design of fin fet
11.proposed thermal circuit model for the cost effective design of fin fet
 
Proposed thermal circuit model for the cost effective design of fin fet
Proposed thermal circuit model for the cost effective design of fin fetProposed thermal circuit model for the cost effective design of fin fet
Proposed thermal circuit model for the cost effective design of fin fet
 
Ultra Thin Body SOI FETs
Ultra Thin Body SOI FETsUltra Thin Body SOI FETs
Ultra Thin Body SOI FETs
 
Polymeric Surge Arrester
Polymeric Surge ArresterPolymeric Surge Arrester
Polymeric Surge Arrester
 
S3 s short course intro soi apps (1)
S3 s short course intro soi apps (1)S3 s short course intro soi apps (1)
S3 s short course intro soi apps (1)
 
SOI Applications -- an overview and some examples
SOI Applications -- an overview and some examplesSOI Applications -- an overview and some examples
SOI Applications -- an overview and some examples
 
SiC Based DC-DC Converter_Without Video.pptx
SiC Based DC-DC Converter_Without Video.pptxSiC Based DC-DC Converter_Without Video.pptx
SiC Based DC-DC Converter_Without Video.pptx
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
 
Performance_Evaluation_of_Fully_Depleted_Silicon_on_Insulator_MOSFET.pdf
Performance_Evaluation_of_Fully_Depleted_Silicon_on_Insulator_MOSFET.pdfPerformance_Evaluation_of_Fully_Depleted_Silicon_on_Insulator_MOSFET.pdf
Performance_Evaluation_of_Fully_Depleted_Silicon_on_Insulator_MOSFET.pdf
 
Lect2 up020 (100324)
Lect2 up020 (100324)Lect2 up020 (100324)
Lect2 up020 (100324)
 
P si
P siP si
P si
 
Manufacturing of Electronics
Manufacturing of ElectronicsManufacturing of Electronics
Manufacturing of Electronics
 
Fabrication of Semiconductors
Fabrication of SemiconductorsFabrication of Semiconductors
Fabrication of Semiconductors
 
Digital Electronics and Integrated Circuits - Unit 4
Digital Electronics and Integrated Circuits - Unit 4Digital Electronics and Integrated Circuits - Unit 4
Digital Electronics and Integrated Circuits - Unit 4
 
IRJET- A Review on Solar Cell Crystal Silicon
IRJET-  	  A Review on Solar Cell Crystal SiliconIRJET-  	  A Review on Solar Cell Crystal Silicon
IRJET- A Review on Solar Cell Crystal Silicon
 
Oxidation
OxidationOxidation
Oxidation
 
microfabrication-180118174836 (1).pdf
microfabrication-180118174836 (1).pdfmicrofabrication-180118174836 (1).pdf
microfabrication-180118174836 (1).pdf
 
Past Research and Achievements
Past Research and AchievementsPast Research and Achievements
Past Research and Achievements
 

Recently uploaded

The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
Pipe Restoration Solutions
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
karthi keyan
 
LIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.pptLIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.ppt
ssuser9bd3ba
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
FluxPrime1
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
seandesed
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
AafreenAbuthahir2
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
bakpo1
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
DuvanRamosGarzon1
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
ShahidSultan24
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
Kamal Acharya
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
Pratik Pawar
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 

Recently uploaded (20)

The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
 
LIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.pptLIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.ppt
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 

silicone on insulator

  • 2. Introduction Invention What is SOI ? Why is SOI ? Fabrication of SOI Types of SOI Floating body effect and History effect in PD-SOI Advantages of SOI Limitations of SOI Applications of SOI Conclusion and Future work CONTENT
  • 3. Latest fabrication technology. Chip in a Blanket. Silicon-on-Silicon. Increasing demand for high performance, low power & low area among micro-electronic device led to its invention. INTRODUCTION
  • 4. SOI (silicon-on-insulator) has been known for ~ 20 years. In 1993 Honeywell started product development of SOI to support commercial aircraft electronic engine controls. First it was used for military purposes in U.S.A. INVENTION
  • 5. It is the latest fabrication technique. It is easier & cheaper. Transistors are build on a silicon layer resting on insulating layer of silicon-di- oxide known as BOX (burried oxide). Only a thin layer from a face of the wafer used for making electronic components, the rest essentially serves as mechanical support. S.O.I. WHAT IS SOI ?
  • 6. To enhance the performance. Higher speed. Less power consumption. Easier fabrication. Cheaper etching process. More electronic devices can be fabricated on same chip (30% more than bulk). It reduces parasitic capacitance when compared to bulk or epi-wafers. S.O.I. WHY SOI ?
  • 7. Fewer mask and ion implementation steps (because of the elimination of well & field isolation implements). Less complex (costly) lithography and etching required to achieve next-generation performance. Some fabrication process: SIMOX – Separation by Implantation of Oxygen Smart-cut SOI Technology BESOI – Bond and Etch-back SOI SOS – Silicon-on-Sapphire S.O.I. FABRICATION OF SOI ?
  • 8. 1.PD-SOI , 2.FD-SOI . 1.Partially Depleted SOI(PD-SOI): Silicon dioxide layer is thicker. History dependent. The exact voltage depends on the history of source, gate, and drain voltages leading up to the current time (the “history effect”). TYPES OF SOI 2.Planer fully Depleted SOI: FD-SOI technology relies on an ultra- thin layer of silicon over a Buried Oxide (commonly called BOX). History independent.
  • 9. Usually seen in Partially-Depleted S.O.I. The MOS structure is accompanied by a parasitic bipolar device in parallel. The base of this device is ‘floating’. FLOATING BODY EFFECT: HISTORY EFFECT IN PD-SOI: In PD—SOI the next switching time marginally depends on previous switching time. The second switch is seen to be faster than the first switch. This is known as ‘History Effect’.
  • 10. ADVANTAGES Of S.O.I. : Suitable for high-energy radiation environments. Parasitic capacitances of SOI devices are much smaller. Elemination of Substrate Noise . Less Temperature SensitivitY. Easier scale-down of threshold voltage. Higher transconductance (especially of FD) implies higher gain. Lower power consumption compared to bulk devices at low current level.
  • 11. LIMITATIONS OF S.O.I. : Self-heating Major bottleneck is high manufacturing costs of the wafer. Floating-body effects impede extensive usage of SOI. Floating body causes the History Effect
  • 12. APPLICATION : Daily use product such as markets such as : Mobile Internet Devices (Smartphones, Tablets, Netbooks …), Imaging (Digital Camera, Camcorders…), Cellular Telecom, Mobile Multimedia Home Multimedia (Set Top Box, TV, Blu-Ray), Automotive Infotainment, etc.
  • 13. CONCLUSION AND FUTURE WORK : We have investigated the SOI technology and its application to next generation low power, high performance DRAM systems by intensive simulations. Due to its characteristics, SOI is fast becoming a standard in IC fabrication. Several companies have taken up SOI manufacturing. High-volume production of SOI is yet to become common.
  • 14. REFERENCE : J.P. Colinge, “Silicon-On-Insulator Technology: Materials to VLSI, Second Edition” , D. K. Sadana and M. Current, “Fabrication of Silicon-On- Insulator (SOI) Wafers Using Ion Implantation”. J. Kuo, Low- Voltage SOI CMOS VLSI Devices and Circuits. http://www.jpl.nasa.gov http://www.google.com