SlideShare a Scribd company logo
Quantum Cost Calculation of
Reversible Circuit

      Sajib Mitra
      Department of Computer Science and
      Engineering
      University of Dhaka
      sajibmitra.csedu@yahoo.com
OVERVIEW
 Reversible Logic
 Quantum Computing
 Quantum Gates
 Realization of Quantum NOT
 Quantum wire and Special Cases
 Quantum Cost Calculation of RC
 Conclusion
 Assignment
 References
Reversible Logic
    Equal number of input and output vectors
    Preserves an unique mapping between input and output
     vectors of the particular circuit
    One or more operation can implement in a single unit
     called Reversible Gate
    (N x N) Reversible Gate has N number of inputs and N
     number of outputs where N= {1, 2, 3, …}
Reversible Logic       (cont…)

  Advantage
    Recovers bit-loss as well as production of heat
    Adaptable for Quantum Computing
    Multiple operations in a single cycle
    Uses low power CMOS technology
Reversible Logic    (cont…)

  Limitation
    Feedback is strictly restricted
    Maximum and minimum Fan-out is always one
Reversible Logic       (cont…)

Most Popular reversible gates are as follows:




            Fig. 3x3 Dimensional Reversible gates
Reversible Logic       (cont…)

Most Popular reversible gates are as follows:




            Fig. 4x4 Dimensional Reversible gates
Quantum Computing
   First proposed in the 1970s, quantum computing relies on
    quantum physics by taking advantage of certain quantum
    physics properties of atoms or nuclei that allow them to work
    together as quantum bits, or qubits, to be the computer's
    processor and memory.
   Qubits can perform certain calculations exponentially faster
    than conventional computers.
   Quantum computers encode information as a series of
    quantum-mechanical states such as spin directions of
    electrons or polarization orientations of a photon that might
    represent as 0 or 1 or might represent a superposition of the
    two values.
                        q =α 0 + β 1
Quantum Computing                  (cont…)

   Quantum Computation uses matrix multiplication rather than
    conventional Boolean operations and the information
    measurement is realized using qubits rather than bits The matrix
    operations over qubits are simply specifies by using quantum
    primitives as follows:
Quantum Computing   (cont…)




  Input   Output        Input/output   Symbol
 A    B   P   Q          Pattern
 0    0   0   0               00         a
 0    1   0   1               01         b
 1    0   1   1               10         c
 1    1   1   0               11         d
Quantum Computing   (cont…)
Quantum Computing   (cont…)


                              Input   Output
                              A   B   P   Q
                              0   0   0   0
                              0   1   0   1
                              1   0   1   1
                              1   1   1   0
Quantum Gates




    Fig: Quantum Gates are used for realizing Reversible Circuit
Quantum Gates      (cont…)

   What is SRN?




                     But
Quantum Gates      (cont…)

   What is SRN?




                      But


                    NOT

                             But How?
Realization of Quantum NOT
 Basic operator for single input line:
        1. NOT
        2. Coin Flip
        3. Quantum Coin Flip
Realization of Quantum NOT   (cont…)
Realization of Quantum NOT                    (cont…)
 Probability of 0 or 1 based on Coin Flip:



                             1
                       1/2          1/2


                  0                       1
            1/2       1/2          1/2        1/2


            0          1           0           1
           1/4         1/4         1/4         1/4
Realization of Quantum NOT                   (cont…)
 Probability of 0 or 1 based on Coin Flip:



                   1
             1/2          1/2         So the Probability of
                                           P(0)=1/2
        0                       1          P(1)=1/2
  1/2       1/2           1/2       1/2


  0           1          0           1
 1/4         1/4         1/4         1/4
Realization of Quantum NOT                                 (cont…)
 Probability of |0> or |1> based on Quantum Coin Flip:


                                     |
                                     1>
                        1                 1
                            2                     2

                   |                                  |
                   0>                                 1>
          1             − 1               1                 1
               2                 2            2                     2


          |             |                 |                 |
          0>            1>                0>                1>
           1            −1                1                 1
               2             2                2                 2
Realization of Quantum NOT                                    (cont…)
 Probability of |0> or |1> based on Quantum Coin Flip:


                            |
                            1>
               1                 1
                   2                     2        So the Probability of
           |                                  |
                                                       P(|0>)=1
          0>                                 1>        P(|1>)=0
  1            − 1               1                1
      2                 2            2                    2


   |           |                  |               |
  0>           1>                0>               1>
  1            −1                1                1
      2             2                2                2
Realization of Quantum NOT           (cont…)

   NOT operation can be divided into to SRN matrix
    production


            1
                        NO               0
                         T
   Quantum Cost (QC) of any reversible circuit is the
    total number of 2x2 quantum primitives which are
    used to form equivalent quantum circuit.
Quantum Wire and Special Cases       (cont…)




       Quantum XOR gate, cost is 1
Quantum Wire and Special Cases     (cont…)




    Two Quantum XOR gates, but cost is
                  0
Quantum Wire and Special Cases   (cont…)




           Quantum Wire
Quantum Wire and Special Cases           (cont…)

Quantum Cost of V and V+ are same , equal to one.




     SRN and its Hermitian Matrix on same
                     line.
      VV+= Identity and the total cost = 0
Quantum Wire and Special Cases       (cont…)




    SRN and its Hermitian Matrix on same
                    line.
     VV+= Identity and the total cost = 0
Quantum Wire and Special Cases          (cont…)




   The attachment of SRN (Hermitian Matrix of
     SRN) and EX-OR gate on the same line
   generates symmetric gate pattern has a cost
                      of 1.
                Here T= V or V+
Quantum Wire and Special Cases                     (cont…)




    The cost of all 4x4 Unitary Matrices (b, c, d) and the
        symmetric gate pattern (e, f, g, h) are unit.
Quantum Cost of F2G
Quantum Cost of Toffoli Gate




                           But How?
Quantum Cost of Toffoli Gate


                         INPUT       OUTPUT
                         a       b     r
                         0       0     c
                         0       1     c
                         1       0     c
                         1       1     c’
Quantum Cost of Toffoli Gate

    INPUT       OUTPUT
    a       b     r
    0       0     c
    0       1     c
    1       0     c
    1       1     c’
Quantum Cost of Toffoli Gate
        INPUT       OUTPUT
    a           b      r
    0           0      c
    0           1      c
    1           0      c
    1           1      c’

    INPUT           OUTPUT
   a        b         r
    0           0     c
    0           1     c
    1           0     c
    1           1     c’
Now
Quantum Cost of Toffoli Gate

                             Input       Outpu
                                           t
                         A           B    R
                         0           0    C
                         0           1    C
                         1   Have anything wr
                                0   C
                         1           1    C’
Quantum Cost of Toffoli Gate

                               Input       Outpu
                                             t
                           A           B    R
                           0           0    C
                           0           1    C
                           1           0    C
                           1           1    C’




                      Ok
Quantum Cost of Toffoli Gate       (cont…)

Alternate representation of Quantum circuit of TG…
Quantum Cost of Fredkin Gate




                       But How?
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Peres Gate
Quantum Cost of NFT Gate
Quantum Cost of NFT Gate
Quantum Cost of MIG Gate
Assignment




             Find out cost
About Author
               Sajib Kumar Mitra is an MS student of Dept.
               of Computer Science and Engineering,
               University of Dhaka, Dhaka, Bangladesh. His
               research interests include Electronics, Digital
               Circuit Design, Logic Design, and Reversible
               Logic Synthesis.
THANKS TO ALL

More Related Content

What's hot

lecture5.ppt
lecture5.pptlecture5.ppt
lecture5.ppt
ssuserb4d806
 
Transmission lines
Transmission linesTransmission lines
Transmission lines
Suneel Varma
 
Pll ppt
Pll pptPll ppt
Pll ppt
parassini
 
Two cavity klystron
Two cavity klystronTwo cavity klystron
Two cavity klystron
abhikalmegh
 
Lecture11 combinational logic dynamics
Lecture11 combinational logic dynamicsLecture11 combinational logic dynamics
Lecture11 combinational logic dynamics
vidhya DS
 
Mosfet
MosfetMosfet
Mosfet
sarunkutti
 
Microwave- directional coupler paramets & applications
Microwave- directional coupler paramets & applicationsMicrowave- directional coupler paramets & applications
Microwave- directional coupler paramets & applications
JETISH
 
Impedance Matching
Impedance MatchingImpedance Matching
Impedance Matching
Yong Heui Cho
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
Sudhanshu Janwadkar
 
Dac, adc architecture
Dac, adc architectureDac, adc architecture
Dac, adc architecture
Abhishek Kadam
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rules
varun kumar
 
Impedance Matching by YEASIN NEWAJ
Impedance Matching by YEASIN NEWAJ Impedance Matching by YEASIN NEWAJ
Impedance Matching by YEASIN NEWAJ
YeasinNewaj
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
Sudhanshu Janwadkar
 
Sequential cmos logic circuits
Sequential cmos logic circuitsSequential cmos logic circuits
Sequential cmos logic circuits
Sakshi Bhargava
 
VLSI Power Reduction
VLSI Power ReductionVLSI Power Reduction
VLSI Power Reduction
Mahesh Dananjaya
 
Phase locked loop
Phase locked loop Phase locked loop
Phase locked loop
imengineer
 
Interconnect Parameter in Digital VLSI Design
Interconnect Parameter in Digital VLSI DesignInterconnect Parameter in Digital VLSI Design
Interconnect Parameter in Digital VLSI Design
VARUN KUMAR
 
RF Circuit Design - [Ch2-1] Resonator and Impedance Matching
RF Circuit Design - [Ch2-1] Resonator and Impedance MatchingRF Circuit Design - [Ch2-1] Resonator and Impedance Matching
RF Circuit Design - [Ch2-1] Resonator and Impedance Matching
Simen Li
 
Mos transistor
Mos transistorMos transistor
Mos transistor
Murali Rai
 
CMOS Logic
CMOS LogicCMOS Logic

What's hot (20)

lecture5.ppt
lecture5.pptlecture5.ppt
lecture5.ppt
 
Transmission lines
Transmission linesTransmission lines
Transmission lines
 
Pll ppt
Pll pptPll ppt
Pll ppt
 
Two cavity klystron
Two cavity klystronTwo cavity klystron
Two cavity klystron
 
Lecture11 combinational logic dynamics
Lecture11 combinational logic dynamicsLecture11 combinational logic dynamics
Lecture11 combinational logic dynamics
 
Mosfet
MosfetMosfet
Mosfet
 
Microwave- directional coupler paramets & applications
Microwave- directional coupler paramets & applicationsMicrowave- directional coupler paramets & applications
Microwave- directional coupler paramets & applications
 
Impedance Matching
Impedance MatchingImpedance Matching
Impedance Matching
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Dac, adc architecture
Dac, adc architectureDac, adc architecture
Dac, adc architecture
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rules
 
Impedance Matching by YEASIN NEWAJ
Impedance Matching by YEASIN NEWAJ Impedance Matching by YEASIN NEWAJ
Impedance Matching by YEASIN NEWAJ
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Sequential cmos logic circuits
Sequential cmos logic circuitsSequential cmos logic circuits
Sequential cmos logic circuits
 
VLSI Power Reduction
VLSI Power ReductionVLSI Power Reduction
VLSI Power Reduction
 
Phase locked loop
Phase locked loop Phase locked loop
Phase locked loop
 
Interconnect Parameter in Digital VLSI Design
Interconnect Parameter in Digital VLSI DesignInterconnect Parameter in Digital VLSI Design
Interconnect Parameter in Digital VLSI Design
 
RF Circuit Design - [Ch2-1] Resonator and Impedance Matching
RF Circuit Design - [Ch2-1] Resonator and Impedance MatchingRF Circuit Design - [Ch2-1] Resonator and Impedance Matching
RF Circuit Design - [Ch2-1] Resonator and Impedance Matching
 
Mos transistor
Mos transistorMos transistor
Mos transistor
 
CMOS Logic
CMOS LogicCMOS Logic
CMOS Logic
 

Viewers also liked

Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Anil Yadav
 
Reversible Logic Gate
Reversible Logic GateReversible Logic Gate
Reversible Logic Gate
Aneesh Raveendran
 
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Rahul Borthakur
 
8 bit alu design
8 bit alu design8 bit alu design
8 bit alu design
Shobhan Pujari
 
Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...
Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...
Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...
IOSRJVSP
 
Design and implementation of low power
Design and implementation of low powerDesign and implementation of low power
Design and implementation of low power
Surendra Bommavarapu
 

Viewers also liked (6)

Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
 
Reversible Logic Gate
Reversible Logic GateReversible Logic Gate
Reversible Logic Gate
 
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
 
8 bit alu design
8 bit alu design8 bit alu design
8 bit alu design
 
Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...
Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...
Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...
 
Design and implementation of low power
Design and implementation of low powerDesign and implementation of low power
Design and implementation of low power
 

Similar to Quantum Cost Calculation of Reversible Circuit

Monte Caro Simualtions, Sampling and Markov Chain Monte Carlo
Monte Caro Simualtions, Sampling and Markov Chain Monte CarloMonte Caro Simualtions, Sampling and Markov Chain Monte Carlo
Monte Caro Simualtions, Sampling and Markov Chain Monte Carlo
Xin-She Yang
 
Quantum Computing
Quantum ComputingQuantum Computing
Quantum Computing
Sai Varun Padala
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
AbhayGill3
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
TassianeNatany
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
ApdirahmanHassan
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
Raja Shekar
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
AjayRaj912848
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
raju980973
 
quantumComputers.pptICICI-An HR perspective
quantumComputers.pptICICI-An HR perspectivequantumComputers.pptICICI-An HR perspective
quantumComputers.pptICICI-An HR perspective
BenjinkumarNimmala
 
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdhhddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
zoobiarana76
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
TrushaKyada
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
Adnan kHAN
 
quantumComputers (1).ppt
quantumComputers (1).pptquantumComputers (1).ppt
quantumComputers (1).ppt
harithasahasra
 
Quantum Computing 101, Part 1 - Hello Quantum World
Quantum Computing 101, Part 1 - Hello Quantum WorldQuantum Computing 101, Part 1 - Hello Quantum World
Quantum Computing 101, Part 1 - Hello Quantum World
AaronTurner9
 
Fault tolerant and online testability
Fault tolerant and online testabilityFault tolerant and online testability
Fault tolerant and online testability
Sajib Mitra
 
Hardware combinational
Hardware combinationalHardware combinational
Hardware combinational
Defri Tan
 
Quantum Computing Notes Ver 1.2
Quantum Computing Notes Ver 1.2Quantum Computing Notes Ver 1.2
Quantum Computing Notes Ver 1.2
Vijayananda Mohire
 
Quantum computing - A Compilation of Concepts
Quantum computing - A Compilation of ConceptsQuantum computing - A Compilation of Concepts
Quantum computing - A Compilation of Concepts
Gokul Alex
 
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic SynthesisMinimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Sajib Mitra
 
Viterbi Decoder Algorithm.pptx
Viterbi Decoder Algorithm.pptxViterbi Decoder Algorithm.pptx
Viterbi Decoder Algorithm.pptx
ChandralekhaR2
 

Similar to Quantum Cost Calculation of Reversible Circuit (20)

Monte Caro Simualtions, Sampling and Markov Chain Monte Carlo
Monte Caro Simualtions, Sampling and Markov Chain Monte CarloMonte Caro Simualtions, Sampling and Markov Chain Monte Carlo
Monte Caro Simualtions, Sampling and Markov Chain Monte Carlo
 
Quantum Computing
Quantum ComputingQuantum Computing
Quantum Computing
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.pptICICI-An HR perspective
quantumComputers.pptICICI-An HR perspectivequantumComputers.pptICICI-An HR perspective
quantumComputers.pptICICI-An HR perspective
 
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdhhddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers (1).ppt
quantumComputers (1).pptquantumComputers (1).ppt
quantumComputers (1).ppt
 
Quantum Computing 101, Part 1 - Hello Quantum World
Quantum Computing 101, Part 1 - Hello Quantum WorldQuantum Computing 101, Part 1 - Hello Quantum World
Quantum Computing 101, Part 1 - Hello Quantum World
 
Fault tolerant and online testability
Fault tolerant and online testabilityFault tolerant and online testability
Fault tolerant and online testability
 
Hardware combinational
Hardware combinationalHardware combinational
Hardware combinational
 
Quantum Computing Notes Ver 1.2
Quantum Computing Notes Ver 1.2Quantum Computing Notes Ver 1.2
Quantum Computing Notes Ver 1.2
 
Quantum computing - A Compilation of Concepts
Quantum computing - A Compilation of ConceptsQuantum computing - A Compilation of Concepts
Quantum computing - A Compilation of Concepts
 
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic SynthesisMinimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
 
Viterbi Decoder Algorithm.pptx
Viterbi Decoder Algorithm.pptxViterbi Decoder Algorithm.pptx
Viterbi Decoder Algorithm.pptx
 

Recently uploaded

Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
Safe Software
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
Alpen-Adria-Universität
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
KatiaHIMEUR1
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
SOFTTECHHUB
 
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
DianaGray10
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
ControlCase
 
How to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptxHow to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptx
danishmna97
 
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
Neo4j
 
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
Neo4j
 
Removing Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software FuzzingRemoving Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software Fuzzing
Aftab Hussain
 
Mind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AIMind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AI
Kumud Singh
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
Adtran
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Aggregage
 
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfUnlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Malak Abu Hammad
 
Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?
Nexer Digital
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Matthew Sinclair
 
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfObservability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Paige Cruz
 
UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6
DianaGray10
 
RESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for studentsRESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for students
KAMESHS29
 
Full-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalizationFull-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalization
Zilliz
 

Recently uploaded (20)

Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
 
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
 
How to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptxHow to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptx
 
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
 
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
 
Removing Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software FuzzingRemoving Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software Fuzzing
 
Mind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AIMind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AI
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
 
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfUnlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
 
Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
 
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfObservability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
 
UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6
 
RESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for studentsRESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for students
 
Full-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalizationFull-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalization
 

Quantum Cost Calculation of Reversible Circuit

  • 1. Quantum Cost Calculation of Reversible Circuit Sajib Mitra Department of Computer Science and Engineering University of Dhaka sajibmitra.csedu@yahoo.com
  • 2. OVERVIEW  Reversible Logic  Quantum Computing  Quantum Gates  Realization of Quantum NOT  Quantum wire and Special Cases  Quantum Cost Calculation of RC  Conclusion  Assignment  References
  • 3. Reversible Logic  Equal number of input and output vectors  Preserves an unique mapping between input and output vectors of the particular circuit  One or more operation can implement in a single unit called Reversible Gate  (N x N) Reversible Gate has N number of inputs and N number of outputs where N= {1, 2, 3, …}
  • 4. Reversible Logic (cont…)  Advantage  Recovers bit-loss as well as production of heat  Adaptable for Quantum Computing  Multiple operations in a single cycle  Uses low power CMOS technology
  • 5. Reversible Logic (cont…)  Limitation  Feedback is strictly restricted  Maximum and minimum Fan-out is always one
  • 6. Reversible Logic (cont…) Most Popular reversible gates are as follows: Fig. 3x3 Dimensional Reversible gates
  • 7. Reversible Logic (cont…) Most Popular reversible gates are as follows: Fig. 4x4 Dimensional Reversible gates
  • 8. Quantum Computing  First proposed in the 1970s, quantum computing relies on quantum physics by taking advantage of certain quantum physics properties of atoms or nuclei that allow them to work together as quantum bits, or qubits, to be the computer's processor and memory.  Qubits can perform certain calculations exponentially faster than conventional computers.  Quantum computers encode information as a series of quantum-mechanical states such as spin directions of electrons or polarization orientations of a photon that might represent as 0 or 1 or might represent a superposition of the two values. q =α 0 + β 1
  • 9. Quantum Computing (cont…)  Quantum Computation uses matrix multiplication rather than conventional Boolean operations and the information measurement is realized using qubits rather than bits The matrix operations over qubits are simply specifies by using quantum primitives as follows:
  • 10. Quantum Computing (cont…) Input Output Input/output Symbol A B P Q Pattern 0 0 0 0 00 a 0 1 0 1 01 b 1 0 1 1 10 c 1 1 1 0 11 d
  • 11. Quantum Computing (cont…)
  • 12. Quantum Computing (cont…) Input Output A B P Q 0 0 0 0 0 1 0 1 1 0 1 1 1 1 1 0
  • 13. Quantum Gates Fig: Quantum Gates are used for realizing Reversible Circuit
  • 14. Quantum Gates (cont…)  What is SRN? But
  • 15. Quantum Gates (cont…)  What is SRN? But NOT But How?
  • 16. Realization of Quantum NOT Basic operator for single input line: 1. NOT 2. Coin Flip 3. Quantum Coin Flip
  • 17. Realization of Quantum NOT (cont…)
  • 18. Realization of Quantum NOT (cont…) Probability of 0 or 1 based on Coin Flip: 1 1/2 1/2 0 1 1/2 1/2 1/2 1/2 0 1 0 1 1/4 1/4 1/4 1/4
  • 19. Realization of Quantum NOT (cont…) Probability of 0 or 1 based on Coin Flip: 1 1/2 1/2 So the Probability of P(0)=1/2 0 1 P(1)=1/2 1/2 1/2 1/2 1/2 0 1 0 1 1/4 1/4 1/4 1/4
  • 20. Realization of Quantum NOT (cont…) Probability of |0> or |1> based on Quantum Coin Flip: | 1> 1 1 2 2 | | 0> 1> 1 − 1 1 1 2 2 2 2 | | | | 0> 1> 0> 1> 1 −1 1 1 2 2 2 2
  • 21. Realization of Quantum NOT (cont…) Probability of |0> or |1> based on Quantum Coin Flip: | 1> 1 1 2 2 So the Probability of | | P(|0>)=1 0> 1> P(|1>)=0 1 − 1 1 1 2 2 2 2 | | | | 0> 1> 0> 1> 1 −1 1 1 2 2 2 2
  • 22. Realization of Quantum NOT (cont…)  NOT operation can be divided into to SRN matrix production 1 NO 0 T
  • 23. Quantum Cost (QC) of any reversible circuit is the total number of 2x2 quantum primitives which are used to form equivalent quantum circuit.
  • 24. Quantum Wire and Special Cases (cont…) Quantum XOR gate, cost is 1
  • 25. Quantum Wire and Special Cases (cont…) Two Quantum XOR gates, but cost is 0
  • 26. Quantum Wire and Special Cases (cont…) Quantum Wire
  • 27. Quantum Wire and Special Cases (cont…) Quantum Cost of V and V+ are same , equal to one. SRN and its Hermitian Matrix on same line. VV+= Identity and the total cost = 0
  • 28. Quantum Wire and Special Cases (cont…) SRN and its Hermitian Matrix on same line. VV+= Identity and the total cost = 0
  • 29. Quantum Wire and Special Cases (cont…) The attachment of SRN (Hermitian Matrix of SRN) and EX-OR gate on the same line generates symmetric gate pattern has a cost of 1. Here T= V or V+
  • 30. Quantum Wire and Special Cases (cont…) The cost of all 4x4 Unitary Matrices (b, c, d) and the symmetric gate pattern (e, f, g, h) are unit.
  • 32. Quantum Cost of Toffoli Gate But How?
  • 33. Quantum Cost of Toffoli Gate INPUT OUTPUT a b r 0 0 c 0 1 c 1 0 c 1 1 c’
  • 34. Quantum Cost of Toffoli Gate INPUT OUTPUT a b r 0 0 c 0 1 c 1 0 c 1 1 c’
  • 35. Quantum Cost of Toffoli Gate INPUT OUTPUT a b r 0 0 c 0 1 c 1 0 c 1 1 c’ INPUT OUTPUT a b r 0 0 c 0 1 c 1 0 c 1 1 c’
  • 36. Now
  • 37. Quantum Cost of Toffoli Gate Input Outpu t A B R 0 0 C 0 1 C 1 Have anything wr 0 C 1 1 C’
  • 38. Quantum Cost of Toffoli Gate Input Outpu t A B R 0 0 C 0 1 C 1 0 C 1 1 C’ Ok
  • 39. Quantum Cost of Toffoli Gate (cont…) Alternate representation of Quantum circuit of TG…
  • 40. Quantum Cost of Fredkin Gate But How?
  • 41. Quantum Cost of Fredkin Gate (cont…)
  • 42. Quantum Cost of Fredkin Gate (cont…)
  • 43. Quantum Cost of Fredkin Gate (cont…)
  • 44. Quantum Cost of Fredkin Gate (cont…)
  • 45. Quantum Cost of Fredkin Gate (cont…)
  • 46. Quantum Cost of Fredkin Gate (cont…)
  • 47. Quantum Cost of Peres Gate
  • 48. Quantum Cost of NFT Gate
  • 49. Quantum Cost of NFT Gate
  • 50. Quantum Cost of MIG Gate
  • 51. Assignment Find out cost
  • 52. About Author Sajib Kumar Mitra is an MS student of Dept. of Computer Science and Engineering, University of Dhaka, Dhaka, Bangladesh. His research interests include Electronics, Digital Circuit Design, Logic Design, and Reversible Logic Synthesis.