This paper proposes an efficient Montgomery multiplication algorithm for modular multiplication that uses a single-level carry-save adder to avoid carry propagation and reduce hardware costs. A configurable carry-save adder is also introduced to decrease the extra clock cycles needed for operand precomputation and format conversion by half. Additionally, a mechanism is developed to detect and skip unnecessary carry-save addition operations to maintain short critical path delays while hiding the extra clock cycles. Experimental results showed that the proposed Montgomery modular multiplier achieves higher performance and lower area-time costs compared to previous designs.

1. Logic Mind Technologies
Vijayangar (Near Maruthi Medicals), Bangalore-40
Ph: 8123668124 // 8123668066
Low-Cost High-Performance VLSI Architecture
for Montgomery Modular Multiplication
Abstract—This paper proposes a simple and efficient Montgomery
multiplication algorithm such that the low-cost and high-performance
Montgomery modular multiplier can be implemented accordingly. The
proposed multiplier receives and outputs the data with binary
representation and uses only one-level carry-save adder (CSA) to avoid
the carry propagation at each addition operation. This CSA is also used
to perform operand precomputation and format conversion from the
carrysave format to the binary representation, leading to a low hardware
cost and short critical path delay at the expense of extra clock cycles for
completing one modular multiplication. To overcome the weakness, a
configurable CSA (CCSA), which could be one full-adder or two serial
half-adders, is proposed to reduce the extra clock cycles for operand
precomputation and format conversion by half. In addition, a mechanism
that can detect and skip the unnecessary carry-save addition operations
in the one-level CCSA architecture while maintaining the short critical
path delay is developed. As a result, the extra clock cycles for operand
precomputation and format conversion can be hidden and high

2. throughput can be obtained. Experimental results show that the
proposed Montgomery modular multiplier can achieve higher
performance and significant area–time product improvement when
compared with previous designs
SOFTWARE REQUIREMENT:
 ModelSim6.4c.
 Xilinx 9.1/13.2.
HARDWARE REQUIREMENT:
 FPGA Spartan 3.
PROJECT FLOW:
First Review:
Literature Survey
Paper Explanation
Design of Project
Project Enhancement explanation
Second Review:
Implementing 40% of Base Paper
Third Review
Implementing Remaining 60% of Base Paper with Future Enhancement (Modification)
For More Details please contact
Logic Mind Technologies
Vijayangar (NearMaruthi Medicals), Bangalore-40
Ph: 8123668124 // 8123668066
Mail: logicmindtech@gmail.com