ASIC (Application Specific Integrated Circuit) design verification takes as long as the designers take to describe, synthesis and implement the design. The hybrid approach, where the design is first prototyped on an FPGA (Field-Programmable Gate Array) platform for functional validation and then implemented as
an ASIC allows earlier defect detection in the design process and thus allows a significant time saving.
This paper deals with a CMOS standard-cell ASIC implementation of a SoC (System on Chip) based on the
OpenRISC processor for Voice over IP (VoIP) application; where a hybrid approach is adopted. The
architecture of the design is mainly based on the reuse of IPs cores described at the RTL level. This RTL code is technology-independent; hence the design can be ported easily from FPGA to ASIC.
FPGAs are faster, cheaper, and smaller than ASICs for small applications but ASICs are faster, cheaper, and smaller for large, complex applications due to their ability to be optimized for a specific application. FPGAs consume more power and take less time to design than ASICs which require more complex design processes like floor planning and mask production. For these reasons, FPGAs are better for applications requiring fast design time while ASICs are better for high volume applications seeking maximum optimization of speed, cost, size and power.
This document provides an introduction to electronic design automation (EDA) tools and discusses different types of programmable logic devices including field programmable gate arrays (FPGAs) and complex programmable logic devices (CPLDs). It describes the basic architecture of FPGAs including logic blocks, interconnects, and input/output blocks. The advantages of FPGAs such as shorter development time and flexibility are also summarized.
FPGAs were introduced in 1984 as a programmable alternative to PLDs. They fill the gap between discrete logic and smaller PLDs on the low end and more expensive ASICs on the high end. The basic elements of an FPGA are configurable logic blocks (CLBs), configurable I/O blocks (IOBs), and a programmable interconnect. FPGAs from vendors like Xilinx and Altera have a regular architecture of CLBs surrounded by IOBs and connected via a hierarchy of programmable interconnects.
An FPGA (field-programmable gate array) is an integrated circuit designed to be configured by a customer after manufacturing. FPGAs contain programmable logic blocks and a hierarchy of reconfigurable interconnects that allow the blocks to be wired together in different configurations. This flexibility allows FPGAs to implement any logical function that an ASIC could perform, with advantages including the ability to reprogram functionality after shipping and lower engineering costs than an ASIC. Common applications of FPGAs include digital signal processing, software-defined radio, medical imaging, and more.
This document presents a summary of a presentation on applying FPGAs for motor speed control. It was delivered by five students from the Electrical Engineering department at the University College of Engineering in Rajasthan, India. The presentation covered FPGA introductions, applications, structures, programming, and using an FPGA with an intelligent power module and motor to observe waveforms for motor speed control. It concluded that FPGAs provide flexibility for prototyping and application in areas like automotive, consumer electronics, and industrial controls.
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research(IJCER) is an intentional online Journal in English monthly publishing journal. This Journal publish original research work that contributes significantly to further the scientific knowledge in engineering and Technology.
International Journal of Computational Engineering Research(IJCER) ijceronline
International Journal of Computational Engineering Research (IJCER) is dedicated to protecting personal information and will make every reasonable effort to handle collected information appropriately. All information collected, as well as related requests, will be handled as carefully and efficiently as possible in accordance with IJCER standards for integrity and objectivity.
The Field Programmable Gate Array (FPGA) industry is expanding both in market share and in innovation. The tailored FPGA features make them a better choice to include FPGA in an increasing number of applications in the upcoming years. A constant development of FPGA technology has led to minimize the gap of performance levels between FPGA and Application Specific Integrated Circuit (ASIC). Hence, in recent years, FPGA based platforms are proven more attractive than ASICs since their performance is high in addition to the low cost of the development process and short time to market. Therefore, nowadays, FPGA is highly attractive for a huge range of applications in communications, computing, avionics, security, automotive and consumer electronics. Field Programmable Gate Array industry has shown a steady growth with a market prediction value of USD 9 billion by 2023. Currently, the FPGA companies started growing in reserch areas such as Artifitial Intelligence (AI), Internet of Thing (IoT) and LIght Detection and Ranging (LIDAR). The aim of this paper is to review the developments in FPGA.
FPGAs are faster, cheaper, and smaller than ASICs for small applications but ASICs are faster, cheaper, and smaller for large, complex applications due to their ability to be optimized for a specific application. FPGAs consume more power and take less time to design than ASICs which require more complex design processes like floor planning and mask production. For these reasons, FPGAs are better for applications requiring fast design time while ASICs are better for high volume applications seeking maximum optimization of speed, cost, size and power.
This document provides an introduction to electronic design automation (EDA) tools and discusses different types of programmable logic devices including field programmable gate arrays (FPGAs) and complex programmable logic devices (CPLDs). It describes the basic architecture of FPGAs including logic blocks, interconnects, and input/output blocks. The advantages of FPGAs such as shorter development time and flexibility are also summarized.
FPGAs were introduced in 1984 as a programmable alternative to PLDs. They fill the gap between discrete logic and smaller PLDs on the low end and more expensive ASICs on the high end. The basic elements of an FPGA are configurable logic blocks (CLBs), configurable I/O blocks (IOBs), and a programmable interconnect. FPGAs from vendors like Xilinx and Altera have a regular architecture of CLBs surrounded by IOBs and connected via a hierarchy of programmable interconnects.
An FPGA (field-programmable gate array) is an integrated circuit designed to be configured by a customer after manufacturing. FPGAs contain programmable logic blocks and a hierarchy of reconfigurable interconnects that allow the blocks to be wired together in different configurations. This flexibility allows FPGAs to implement any logical function that an ASIC could perform, with advantages including the ability to reprogram functionality after shipping and lower engineering costs than an ASIC. Common applications of FPGAs include digital signal processing, software-defined radio, medical imaging, and more.
This document presents a summary of a presentation on applying FPGAs for motor speed control. It was delivered by five students from the Electrical Engineering department at the University College of Engineering in Rajasthan, India. The presentation covered FPGA introductions, applications, structures, programming, and using an FPGA with an intelligent power module and motor to observe waveforms for motor speed control. It concluded that FPGAs provide flexibility for prototyping and application in areas like automotive, consumer electronics, and industrial controls.
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research(IJCER) is an intentional online Journal in English monthly publishing journal. This Journal publish original research work that contributes significantly to further the scientific knowledge in engineering and Technology.
International Journal of Computational Engineering Research(IJCER) ijceronline
International Journal of Computational Engineering Research (IJCER) is dedicated to protecting personal information and will make every reasonable effort to handle collected information appropriately. All information collected, as well as related requests, will be handled as carefully and efficiently as possible in accordance with IJCER standards for integrity and objectivity.
The Field Programmable Gate Array (FPGA) industry is expanding both in market share and in innovation. The tailored FPGA features make them a better choice to include FPGA in an increasing number of applications in the upcoming years. A constant development of FPGA technology has led to minimize the gap of performance levels between FPGA and Application Specific Integrated Circuit (ASIC). Hence, in recent years, FPGA based platforms are proven more attractive than ASICs since their performance is high in addition to the low cost of the development process and short time to market. Therefore, nowadays, FPGA is highly attractive for a huge range of applications in communications, computing, avionics, security, automotive and consumer electronics. Field Programmable Gate Array industry has shown a steady growth with a market prediction value of USD 9 billion by 2023. Currently, the FPGA companies started growing in reserch areas such as Artifitial Intelligence (AI), Internet of Thing (IoT) and LIght Detection and Ranging (LIDAR). The aim of this paper is to review the developments in FPGA.
In this paper, proposed a novel implementation of a Soft-Core system using
micro-blaze processor with virtex-5 FPGA. Till now Hard-Core processors are used in
FPGA processor cores. Hard cores are a fixed gate-level IP functions within the FPGA
fabrics. Now the proposed processor is Soft-Core Processor, this is a microprocessor fully
described in software, usually in an HDL. This can be implemented by using EDK tool. In
this paper, developed a system which is having a micro-blaze processor is the combination
of both hardware & Software. By using this system, user can control and communicate all
the peripherals which are in the supported board by using Xilinx platform to develop an
embedded system. Implementing of Soft-Core process system with different peripherals like
UART interface, SPA flash interface, SRAM interface has to be designed using Xilinx
Embedded Development Kit (EDK) tools.
An FPGA is described as a reconfigurable integrated circuit containing an array of logic blocks and programmable interconnects. The document discusses an FPGA's architecture, including configurable logic blocks and routing resources. It also provides VHDL code for an 8-bit ALU implementation on an FPGA, including a process to handle data display on an LCD screen.
Jasmin Ibrahimovic is a senior design and verification consultant with over 20 years of experience in FPGA, SoC, and ASIC development. She specializes in hardware-assisted computing, interfaces, and microarchitectures. She has worked on mission-critical and carrier-class electronic products across various industries including computing, networking, wireless, and more. Her experience includes roles at Qualcomm, Chili.CHIPS, AMCC, Copper Mountain Networks, Nortel Networks, Gandalf Data, and Energoinvest/IRCA.
The document discusses ASIC prototyping using FPGAs at Ericsson. It provides an overview of the ASIC prototyping team and their history of using FPGAs to prototype ASIC designs. It describes the FPGA platforms used from 2001-present, the design flow and differences between prototyping with FPGAs versus ASICs. Timescales and resources needed for FPGA firmware development are also outlined.
This document discusses Field Programmable Gate Arrays (FPGAs), including their history, components, applications, and advantages. FPGAs allow logic functions to be programmed in the field after manufacturing and consist of configurable logic blocks, input/output blocks, and a routing matrix. They are used widely in embedded systems, consumer electronics, communications, and more due to their flexibility, short development times, and ability to be updated in the field. FPGAs provide advantages over traditional ICs like long-term availability, field updates/upgrades, extremely short time to market, and massively parallel processing capabilities.
The document is a seminar report on FPGA technology in outer space applications. It discusses the history and evolution of FPGA technology over time, including increasing gate densities and falling prices. It describes typical FPGA architecture which includes configurable logic blocks, interconnects, and I/O pads. Modern FPGAs integrate additional resources like memory blocks, DSP slices, and soft processor cores. The document highlights applications of FPGAs in aerospace, including COTS boards and development kits. It also outlines future potential for FPGAs in more complex roles in space systems.
This document discusses the construction of an arithmetic logic unit (ALU) using a hardware description language and field programmable gate arrays. Specifically, it simulates and analyzes various parameters of ALUs built using VHDL on the Xilinx ISE 9.2i software and a SPARTAN 3E FPGA board. It also discusses using FPGAs to implement sub-systems for an open-source FPGA-based mobile telephone handset as part of a long-term and complex project. A focus of this project is developing an Ethernet controller and memory mapped I/O interface for an Ethernet PHY.
A PIC compatible RISC CPU core Implementation for FPGA based Configurable SOC...IDES Editor
Modern embedded systems are built around the soft
core processors implemented on FPGA. The FPGAs being
capable of implementing custom hardware blocks giving the
advantage of ASICs, and allowing the implementation of
processor platform are resulting in powerful Configurablesystem
on chip(C-SoC)platforms. The Microchip’s PIC
microcontroller is very widely used microcontroller
architecture across various embedded systems. The
implementation of such core on FPGA is very much useful in
CSOC based embedded systems. This type of designs can be
widely used in those controlling fields demanding low power
consumption and high ratio of performance to price. In this
project a reduced instruction set computer (RISC) CPU IP
core whose instructions are compatible with the Microchip
PIC16C6Xseries of microcontrollers is implemented in VHDL.
The core is based on 8-bit RISC architecture and top-Down
design methodology is used in developing the core. The RISC
CPU core is based on Harvard architecture with 14-bit
instruction length and 8-bit data length and two-stage
instruction pipeline. The architecture will be designed aiming
at single cycle execution of the instructions, except those
related to program branches. Since this type of CPU based on
RISC architecture, there are only 35 reduced instructions in
its instruction set, which are easy to be learned and used. The
performance of the 8-bit RISC CPU is better than those of
CPUs which are based on CISC architecture. Modelsim Xilinx
Edition (MXE) will be used simulation and functional
verification. The Xilinx Spartan-3E FPGAs will be used
synthesis and timing analysis. The results will be verified on
chip with chipscope tool.
Implementation of Rotation and Vectoring-Mode Reconfigurable CORDICijtsrd
CORDIC or CO-ordinate Rotation Digital Computer is a fast, simple, efficient and powerful algorithm used for diverse Digital Signal Processing applications. Primarily developed for real-time airborne computations, it uses a unique computing technique which is especially suitable for solving the trigonometric relationships involved in plane co-ordinate rotation and conversion from rectangular to polar form. It comprises a special serial arithmetic unit having three shift registers, three adders/subtractors, Look-Up table and special interconnections. In this project A CORDIC-based processor for sine/cosine calculation was designed using VHDL programming in Xilinx ISE 13.2. The CORDIC module was tested for its functionality and correctness by test-bench analysis. Subsequently, FPGA implementation of the CORDIC core followed by Chip Scope Pro analysis of the output logic waveforms was performed. Kothapally Mounika | P. Pavan Kumar | K. Shobha Rani"Implementation of Rotation and Vectoring-Mode Reconfigurable CORDIC" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14396.pdf http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/14396/implementation-of-rotation-and-vectoring-mode-reconfigurable-cordic/kothapally-mounika
Renjini has over 8 years of experience in FPGA and ASIC design using VHDL and Verilog. She has expertise in digital design, processor architectures, and validation of FPGA boards. Some of her projects include designing FIR filters, USB specifications, and integrating peripherals into an SoC. She is skilled in languages like VHDL, Verilog, and C. Renjini holds an MTech in VLSI design and has worked on telecom products at Cyient and Tech Mahindra.
Introduction to Advanced embedded systems courseanishgoel
The document discusses intellectual property (IP) cores and embedded systems-II course content. Section A introduces IP cores and real-time operating systems (RTOS). Section B covers RTOS services like threads, scheduling, and communication. The course also includes ARM and AVR microcontrollers. Examples of IP cores provided are SDRAM controllers, UARTs, LCD controllers, and Nios II processors. Interfaces like Avalon are used to connect IP cores in a system on chip design.
Programmable logic controller performance enhancement by field programmable g...ISA Interchange
This document proposes designing a programmable logic controller (PLC) using a field programmable gate array (FPGA) to improve performance. The FPGA implementation allows for parallel execution of logic compared to a typical microprocessor-based PLC. A GUI is developed in Visual Basic to program ladder logic into the FPGA by transmitting hex codes representing the logic. The proposed design architecture includes 4 rungs that can each contain up to 16 components. Simulation results demonstrate the FPGA-based PLC functioning for typical logic and alarm applications.
Hari Krishna Vetsa has over 2 years of experience in RTL design including timing analysis, verification, testing, debugging, and logic minimization. He has knowledge of Tomasulo processors, PCI, UART, AXI4, SPI, I2C protocols, cache coherency, DDR3, slack borrowing, time stealing, and non-linear/wave pipelining. He has implemented Verilog and VHDL designs for modulation modules and an SDR platform on Xilinx FPGAs. He holds a Masters in Electrical Engineering from USC with a GPA of 3.9.
FPGAs allow for reconfigurable circuitry, easier entry with lower costs, and are well-suited for applications that may require frequent design upgrades. However, FPGAs are less energy efficient, have lower maximum operating frequencies, and do not support analog designs compared to ASICs. While FPGAs are useful for prototyping, ASICs are better suited for high-volume mass production since their circuitry is permanently optimized for a specific application.
Application specific integrated circuits (ASICs) are microchips designed for special applications. There are two types: full-custom ASICs where all logic cells and mask layers are customized, and semi-custom where pre-designed logic cells have some customizable mask layers. ASICs have advantages over FPGAs like lower costs, higher speeds, and lower power usage, but have higher design costs and longer development times. Common applications of ASICs include aerospace systems, high-performance processors, and specialized consumer electronics.
This document discusses the implementation methodology for a dual-mode GPS receiver. Key points include:
1. The receiver was developed using a structured custom design flow in 130nm CMOS technology with less than $25M of funding.
2. It includes multiple GPS processing blocks operating at different clock speeds from 16-96MHz and uses 44 independent power domains.
3. Significant effort was placed on minimizing both static and dynamic power through techniques like clock gating, optimized logic synthesis, and characterizing custom memory macros.
4. Circuit simulations were performed throughout the design process to predict and verify power consumption before and after layout.
5. Over 400 clock domains were implemented with multiple levels of gating
This document provides an introduction to FPGA design fundamentals including:
- Programmable logic devices like PLDs, CPLDs, and FPGAs which allow for reconfigurable logic circuits.
- The basic architecture of FPGAs including configurable logic blocks (CLBs), input/output blocks (IOBs), and a programmable interconnect structure.
- Verilog and VHDL as common hardware description languages used for FPGA design entry and simulation.
- A simple example of designing a half-adder circuit in VHDL, including entity, architecture, and behavioral modeling style.
THE PRESSURE SIGNAL CALIBRATION TECHNOLOGY OF THE COMPREHENSIVE TEST SYSTEMieijjournal
The pressure signal calibration technology of the comprehensive test system which involved pressure
sensors was studied in this paper. The melioration of pressure signal calibration methods was elaborated.
Compared with the calibration methods in the lab and after analyzing the relevant problems,the
calibration technology online was achieved. The test datum and reasons of measuring error analyzed,the
uncertainty evaluation was given and then this calibration method was proved to be feasible and accurate.
8 th International Conference on Education (EDU 2023)ieijjournal
8th International Conference on Education (EDU 2023) will provide an excellent
international forum for sharing knowledge and results in theory, methodology and
applications impacts and challenges of education. The conference documents practical and
theoretical results which make a fundamental contribution for the development of
Educational research. The goal of this conference is to bring together researchers and
practitioners from academia and industry to focus on Educational advancements and
establishing new collaborations in these areas. Original research papers, state-of-the-art
reviews are invited for publication in all areas of Education
More Related Content
Similar to FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
In this paper, proposed a novel implementation of a Soft-Core system using
micro-blaze processor with virtex-5 FPGA. Till now Hard-Core processors are used in
FPGA processor cores. Hard cores are a fixed gate-level IP functions within the FPGA
fabrics. Now the proposed processor is Soft-Core Processor, this is a microprocessor fully
described in software, usually in an HDL. This can be implemented by using EDK tool. In
this paper, developed a system which is having a micro-blaze processor is the combination
of both hardware & Software. By using this system, user can control and communicate all
the peripherals which are in the supported board by using Xilinx platform to develop an
embedded system. Implementing of Soft-Core process system with different peripherals like
UART interface, SPA flash interface, SRAM interface has to be designed using Xilinx
Embedded Development Kit (EDK) tools.
An FPGA is described as a reconfigurable integrated circuit containing an array of logic blocks and programmable interconnects. The document discusses an FPGA's architecture, including configurable logic blocks and routing resources. It also provides VHDL code for an 8-bit ALU implementation on an FPGA, including a process to handle data display on an LCD screen.
Jasmin Ibrahimovic is a senior design and verification consultant with over 20 years of experience in FPGA, SoC, and ASIC development. She specializes in hardware-assisted computing, interfaces, and microarchitectures. She has worked on mission-critical and carrier-class electronic products across various industries including computing, networking, wireless, and more. Her experience includes roles at Qualcomm, Chili.CHIPS, AMCC, Copper Mountain Networks, Nortel Networks, Gandalf Data, and Energoinvest/IRCA.
The document discusses ASIC prototyping using FPGAs at Ericsson. It provides an overview of the ASIC prototyping team and their history of using FPGAs to prototype ASIC designs. It describes the FPGA platforms used from 2001-present, the design flow and differences between prototyping with FPGAs versus ASICs. Timescales and resources needed for FPGA firmware development are also outlined.
This document discusses Field Programmable Gate Arrays (FPGAs), including their history, components, applications, and advantages. FPGAs allow logic functions to be programmed in the field after manufacturing and consist of configurable logic blocks, input/output blocks, and a routing matrix. They are used widely in embedded systems, consumer electronics, communications, and more due to their flexibility, short development times, and ability to be updated in the field. FPGAs provide advantages over traditional ICs like long-term availability, field updates/upgrades, extremely short time to market, and massively parallel processing capabilities.
The document is a seminar report on FPGA technology in outer space applications. It discusses the history and evolution of FPGA technology over time, including increasing gate densities and falling prices. It describes typical FPGA architecture which includes configurable logic blocks, interconnects, and I/O pads. Modern FPGAs integrate additional resources like memory blocks, DSP slices, and soft processor cores. The document highlights applications of FPGAs in aerospace, including COTS boards and development kits. It also outlines future potential for FPGAs in more complex roles in space systems.
This document discusses the construction of an arithmetic logic unit (ALU) using a hardware description language and field programmable gate arrays. Specifically, it simulates and analyzes various parameters of ALUs built using VHDL on the Xilinx ISE 9.2i software and a SPARTAN 3E FPGA board. It also discusses using FPGAs to implement sub-systems for an open-source FPGA-based mobile telephone handset as part of a long-term and complex project. A focus of this project is developing an Ethernet controller and memory mapped I/O interface for an Ethernet PHY.
A PIC compatible RISC CPU core Implementation for FPGA based Configurable SOC...IDES Editor
Modern embedded systems are built around the soft
core processors implemented on FPGA. The FPGAs being
capable of implementing custom hardware blocks giving the
advantage of ASICs, and allowing the implementation of
processor platform are resulting in powerful Configurablesystem
on chip(C-SoC)platforms. The Microchip’s PIC
microcontroller is very widely used microcontroller
architecture across various embedded systems. The
implementation of such core on FPGA is very much useful in
CSOC based embedded systems. This type of designs can be
widely used in those controlling fields demanding low power
consumption and high ratio of performance to price. In this
project a reduced instruction set computer (RISC) CPU IP
core whose instructions are compatible with the Microchip
PIC16C6Xseries of microcontrollers is implemented in VHDL.
The core is based on 8-bit RISC architecture and top-Down
design methodology is used in developing the core. The RISC
CPU core is based on Harvard architecture with 14-bit
instruction length and 8-bit data length and two-stage
instruction pipeline. The architecture will be designed aiming
at single cycle execution of the instructions, except those
related to program branches. Since this type of CPU based on
RISC architecture, there are only 35 reduced instructions in
its instruction set, which are easy to be learned and used. The
performance of the 8-bit RISC CPU is better than those of
CPUs which are based on CISC architecture. Modelsim Xilinx
Edition (MXE) will be used simulation and functional
verification. The Xilinx Spartan-3E FPGAs will be used
synthesis and timing analysis. The results will be verified on
chip with chipscope tool.
Implementation of Rotation and Vectoring-Mode Reconfigurable CORDICijtsrd
CORDIC or CO-ordinate Rotation Digital Computer is a fast, simple, efficient and powerful algorithm used for diverse Digital Signal Processing applications. Primarily developed for real-time airborne computations, it uses a unique computing technique which is especially suitable for solving the trigonometric relationships involved in plane co-ordinate rotation and conversion from rectangular to polar form. It comprises a special serial arithmetic unit having three shift registers, three adders/subtractors, Look-Up table and special interconnections. In this project A CORDIC-based processor for sine/cosine calculation was designed using VHDL programming in Xilinx ISE 13.2. The CORDIC module was tested for its functionality and correctness by test-bench analysis. Subsequently, FPGA implementation of the CORDIC core followed by Chip Scope Pro analysis of the output logic waveforms was performed. Kothapally Mounika | P. Pavan Kumar | K. Shobha Rani"Implementation of Rotation and Vectoring-Mode Reconfigurable CORDIC" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14396.pdf http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/14396/implementation-of-rotation-and-vectoring-mode-reconfigurable-cordic/kothapally-mounika
Renjini has over 8 years of experience in FPGA and ASIC design using VHDL and Verilog. She has expertise in digital design, processor architectures, and validation of FPGA boards. Some of her projects include designing FIR filters, USB specifications, and integrating peripherals into an SoC. She is skilled in languages like VHDL, Verilog, and C. Renjini holds an MTech in VLSI design and has worked on telecom products at Cyient and Tech Mahindra.
Introduction to Advanced embedded systems courseanishgoel
The document discusses intellectual property (IP) cores and embedded systems-II course content. Section A introduces IP cores and real-time operating systems (RTOS). Section B covers RTOS services like threads, scheduling, and communication. The course also includes ARM and AVR microcontrollers. Examples of IP cores provided are SDRAM controllers, UARTs, LCD controllers, and Nios II processors. Interfaces like Avalon are used to connect IP cores in a system on chip design.
Programmable logic controller performance enhancement by field programmable g...ISA Interchange
This document proposes designing a programmable logic controller (PLC) using a field programmable gate array (FPGA) to improve performance. The FPGA implementation allows for parallel execution of logic compared to a typical microprocessor-based PLC. A GUI is developed in Visual Basic to program ladder logic into the FPGA by transmitting hex codes representing the logic. The proposed design architecture includes 4 rungs that can each contain up to 16 components. Simulation results demonstrate the FPGA-based PLC functioning for typical logic and alarm applications.
Hari Krishna Vetsa has over 2 years of experience in RTL design including timing analysis, verification, testing, debugging, and logic minimization. He has knowledge of Tomasulo processors, PCI, UART, AXI4, SPI, I2C protocols, cache coherency, DDR3, slack borrowing, time stealing, and non-linear/wave pipelining. He has implemented Verilog and VHDL designs for modulation modules and an SDR platform on Xilinx FPGAs. He holds a Masters in Electrical Engineering from USC with a GPA of 3.9.
FPGAs allow for reconfigurable circuitry, easier entry with lower costs, and are well-suited for applications that may require frequent design upgrades. However, FPGAs are less energy efficient, have lower maximum operating frequencies, and do not support analog designs compared to ASICs. While FPGAs are useful for prototyping, ASICs are better suited for high-volume mass production since their circuitry is permanently optimized for a specific application.
Application specific integrated circuits (ASICs) are microchips designed for special applications. There are two types: full-custom ASICs where all logic cells and mask layers are customized, and semi-custom where pre-designed logic cells have some customizable mask layers. ASICs have advantages over FPGAs like lower costs, higher speeds, and lower power usage, but have higher design costs and longer development times. Common applications of ASICs include aerospace systems, high-performance processors, and specialized consumer electronics.
This document discusses the implementation methodology for a dual-mode GPS receiver. Key points include:
1. The receiver was developed using a structured custom design flow in 130nm CMOS technology with less than $25M of funding.
2. It includes multiple GPS processing blocks operating at different clock speeds from 16-96MHz and uses 44 independent power domains.
3. Significant effort was placed on minimizing both static and dynamic power through techniques like clock gating, optimized logic synthesis, and characterizing custom memory macros.
4. Circuit simulations were performed throughout the design process to predict and verify power consumption before and after layout.
5. Over 400 clock domains were implemented with multiple levels of gating
This document provides an introduction to FPGA design fundamentals including:
- Programmable logic devices like PLDs, CPLDs, and FPGAs which allow for reconfigurable logic circuits.
- The basic architecture of FPGAs including configurable logic blocks (CLBs), input/output blocks (IOBs), and a programmable interconnect structure.
- Verilog and VHDL as common hardware description languages used for FPGA design entry and simulation.
- A simple example of designing a half-adder circuit in VHDL, including entity, architecture, and behavioral modeling style.
THE PRESSURE SIGNAL CALIBRATION TECHNOLOGY OF THE COMPREHENSIVE TEST SYSTEMieijjournal
The pressure signal calibration technology of the comprehensive test system which involved pressure
sensors was studied in this paper. The melioration of pressure signal calibration methods was elaborated.
Compared with the calibration methods in the lab and after analyzing the relevant problems,the
calibration technology online was achieved. The test datum and reasons of measuring error analyzed,the
uncertainty evaluation was given and then this calibration method was proved to be feasible and accurate.
8 th International Conference on Education (EDU 2023)ieijjournal
8th International Conference on Education (EDU 2023) will provide an excellent
international forum for sharing knowledge and results in theory, methodology and
applications impacts and challenges of education. The conference documents practical and
theoretical results which make a fundamental contribution for the development of
Educational research. The goal of this conference is to bring together researchers and
practitioners from academia and industry to focus on Educational advancements and
establishing new collaborations in these areas. Original research papers, state-of-the-art
reviews are invited for publication in all areas of Education
Informatics Engineering, an International Journal (IEIJ)ieijjournal
The document is a call for papers for the Informatics Engineering, an International Journal. It discusses that informatics is a rapidly developing field involving human-computer interaction and interface design. It aims to bring together researchers from academia and industry working in areas of computing, communication, multimedia, and human-computer interaction. Topics of interest include computational complexity, artificial intelligence, database mining, health informatics and more. Authors are invited to submit original papers by May 27, 2023.
Big data is a prominent term which characterizes the improvement and availability of data in all three
formats like structure, unstructured and semi formats. Structure data is located in a fixed field of a record
or file and it is present in the relational data bases and spreadsheets whereas an unstructured data file
includes text and multimedia contents. The primary objective of this big data concept is to describe the
extreme volume of data sets i.e. both structured and unstructured. It is further defined with three “V”
dimensions namely Volume, Velocity and Variety, and two more “V” also added i.e. Value and Veracity.
Volume denotes the size of data, Velocity depends upon the speed of the data processing, Variety is
described with the types of the data, Value which derives the business value and Veracity describes about
the quality of the data and data understandability. Nowadays, big data has become unique and preferred
research areas in the field of computer science. Many open research problems are available in big data
and good solutions also been proposed by the researchers even though there is a need for development of
many new techniques and algorithms for big data analysis in order to get optimal solutions. In this paper,
a detailed study about big data, its basic concepts, history, applications, technique, research issues and
tools are discussed.
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CAREieijjournal
This research was to design a 2.4 GHz class E Power Amplifier (PA) for health care, with 0.18um
Semiconductor Manufacturing International Corporation CMOS technology by using Cadence software.
And also RF switch was designed at cadence software with power Jazz 180nm SOI process. The ultimate
goal for such application is to reach high performance and low cost, and between high performance and
low power consumption design. This paper introduces the design of a 2.4GHz class E power amplifier and
RF switch design. PA consists of cascade stage with negative capacitance. This power amplifier can
transmit 16dBm output power to a 50Ω load. The performance of the power amplifier and switch meet the
specification requirements of the desired
PRACTICE OF CALIBRATION TECHNOLOGY FOR THE SPECIAL TEST EQUIPMENT ieijjournal
For the issues encountered in the special test equipment calibration work, based on the characteristics of
special test equipment, the calibration point selection,classification of calibration parameters and
calibration method of special test equipment are briefly introduced in this paper, at the same time, the
preparation and management requirements of calibration specification are described.
8th International Conference on Signal, Image Processing and Embedded Systems...ieijjournal
8th International Conference on Signal, Image Processing and Embedded Systems (SIGEM 2022) is a forum for presenting new advances and research results in the fields of Digital Image Processing and Embedded Systems.
Informatics Engineering, an International Journal (IEIJ)ieijjournal
Informatics is rapidly developing field. The study of informatics involves human-computer interaction and how an interface can be built to maximize user-efficiency. Due to the growth in IT, individuals and organizations increasingly process information digitally. This has led to the study of informatics to solve privacy, security, healthcare, education, poverty, and challenges in our environment.
International Conference on Artificial Intelligence Advances (AIAD 2022) ieijjournal
International Conference on Artificial Intelligence Advances (AIAD 2022) will act as a major forum for the presentation of innovative ideas, approaches, developments, and research projects in the area advanced Artificial Intelligence. It will also serve to facilitate the exchange of information between researchers and industry professionals to discuss the latest issues and advancement in the research area. Core areas of AI and advanced multi-disciplinary and its applications will be covered during the conferences.
Informatics Engineering, an International Journal (IEIJ)ieijjournal
Call for papers...!!!
Informatics Engineering, an International Journal (IEIJ)
https://airccse.org/journal/ieij/index.html
Submission Deadline: July 02, 2022
Here's where you can reach us : ieijjournal@yahoo.com or ieij@aircconline.com
http://coneco2009.com/submissions/imagination/home.html
8th International Conference on Artificial Intelligence and Soft Computing (A...ieijjournal
Call for papers...!!!
8th International Conference on Artificial Intelligence and Soft Computing (AIS 2022)
August 20 ~ 21, 2022, Chennai, India
https://csit2022.org/ais/index
Submission Deadline: July 02, 2022
Here's where you can reach us : ais@csit2022.org or aisconf@yahoo.com
https://csit2022.org/submission/index.php
Informatics Engineering, an International Journal (IEIJ) ieijjournal
Informatics Engineering, an International Journal (IEIJ)
Submission Deadline : June 18, 2022
submission link
http://coneco2009.com/submissions/imagination/home.html
website link
https://airccse.org/journal/ieij/index.html
contact us
ieijjournal@yahoo.com or ieij@aircconline.com
International Conference on Artificial Intelligence Advances (AIAD 2022)ieijjournal
International Conference on Artificial Intelligence Advances (AIAD 2022)
August 27 ~ 28, 2022, Virtual Conference
Webpage URL:
https://www.aiad2022.org/
Submission Deadline: June 04, 2022
Contact us:
Here's where you can reach us: aiad@aiad2022.org (or) aiadconf@yahoo.com
Informatics Engineering, an International Journal (IEIJ)ieijjournal
call for paper
Informatics Engineering, an International Journal (IEIJ)
Submission Deadline : May 28, 2022
Submit your paper through online :
http://coneco2009.com/submissions/imagination/home.html
Submit your paper through mail:
ieijjournal@yahoo.com or ieij@aircconline.com
for more details:
https://airccse.org/journal/ieij/index.html
Informatics Engineering, an International Journal (IEIJ) ieijjournal
The document is a call for papers for the Informatics Engineering, an International Journal. It discusses that informatics is a rapidly developing field involving human-computer interaction and interface design. It aims to bring together researchers from academia and industry working in areas of computing, communication, multimedia, and human-computer interaction. Topics of interest include computational complexity, artificial intelligence, database mining, health informatics and more. Authors are invited to submit original papers by the given deadline.
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CAREieijjournal
This research was to design a 2.4 GHz class E Power Amplifier (PA) for health care, with 0.18um
Semiconductor Manufacturing International Corporation CMOS technology by using Cadence software.
And also RF switch was designed at cadence software with power Jazz 180nm SOI process. The ultimate goal for such application is to reach high performance and low cost, and between high performance and low power consumption design. This paper introduces the design of a 2.4GHz class E power amplifier and
RF switch design. PA consists of cascade stage with negative capacitance. This power amplifier can
transmit 16dBm output power to a 50Ω load. The performance of the power amplifier and switch meet the specification requirements of the desired.
Informatics Engineering, an International Journal (IEIJ)ieijjournal
The document is a call for papers for the Informatics Engineering, an International Journal. It discusses that informatics is a rapidly developing field involving human-computer interaction and interface design. It aims to bring together researchers from academia and industry working in areas of computing, communication, multimedia, and human-computer interaction. Topics of interest include computational complexity, artificial intelligence, database mining, health informatics and more. Authors are invited to submit original papers by the given deadlines.
Batteries -Introduction – Types of Batteries – discharging and charging of battery - characteristics of battery –battery rating- various tests on battery- – Primary battery: silver button cell- Secondary battery :Ni-Cd battery-modern battery: lithium ion battery-maintenance of batteries-choices of batteries for electric vehicle applications.
Fuel Cells: Introduction- importance and classification of fuel cells - description, principle, components, applications of fuel cells: H2-O2 fuel cell, alkaline fuel cell, molten carbonate fuel cell and direct methanol fuel cells.
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...shadow0702a
This document serves as a comprehensive step-by-step guide on how to effectively use PyCharm for remote debugging of the Windows Subsystem for Linux (WSL) on a local Windows machine. It meticulously outlines several critical steps in the process, starting with the crucial task of enabling permissions, followed by the installation and configuration of WSL.
The guide then proceeds to explain how to set up the SSH service within the WSL environment, an integral part of the process. Alongside this, it also provides detailed instructions on how to modify the inbound rules of the Windows firewall to facilitate the process, ensuring that there are no connectivity issues that could potentially hinder the debugging process.
The document further emphasizes on the importance of checking the connection between the Windows and WSL environments, providing instructions on how to ensure that the connection is optimal and ready for remote debugging.
It also offers an in-depth guide on how to configure the WSL interpreter and files within the PyCharm environment. This is essential for ensuring that the debugging process is set up correctly and that the program can be run effectively within the WSL terminal.
Additionally, the document provides guidance on how to set up breakpoints for debugging, a fundamental aspect of the debugging process which allows the developer to stop the execution of their code at certain points and inspect their program at those stages.
Finally, the document concludes by providing a link to a reference blog. This blog offers additional information and guidance on configuring the remote Python interpreter in PyCharm, providing the reader with a well-rounded understanding of the process.
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...IJECEIAES
Medical image analysis has witnessed significant advancements with deep learning techniques. In the domain of brain tumor segmentation, the ability to
precisely delineate tumor boundaries from magnetic resonance imaging (MRI)
scans holds profound implications for diagnosis. This study presents an ensemble convolutional neural network (CNN) with transfer learning, integrating
the state-of-the-art Deeplabv3+ architecture with the ResNet18 backbone. The
model is rigorously trained and evaluated, exhibiting remarkable performance
metrics, including an impressive global accuracy of 99.286%, a high-class accuracy of 82.191%, a mean intersection over union (IoU) of 79.900%, a weighted
IoU of 98.620%, and a Boundary F1 (BF) score of 83.303%. Notably, a detailed comparative analysis with existing methods showcases the superiority of
our proposed model. These findings underscore the model’s competence in precise brain tumor localization, underscoring its potential to revolutionize medical
image analysis and enhance healthcare outcomes. This research paves the way
for future exploration and optimization of advanced CNN models in medical
imaging, emphasizing addressing false positives and resource efficiency.
Rainfall intensity duration frequency curve statistical analysis and modeling...bijceesjournal
Using data from 41 years in Patna’ India’ the study’s goal is to analyze the trends of how often it rains on a weekly, seasonal, and annual basis (1981−2020). First, utilizing the intensity-duration-frequency (IDF) curve and the relationship by statistically analyzing rainfall’ the historical rainfall data set for Patna’ India’ during a 41 year period (1981−2020), was evaluated for its quality. Changes in the hydrologic cycle as a result of increased greenhouse gas emissions are expected to induce variations in the intensity, length, and frequency of precipitation events. One strategy to lessen vulnerability is to quantify probable changes and adapt to them. Techniques such as log-normal, normal, and Gumbel are used (EV-I). Distributions were created with durations of 1, 2, 3, 6, and 24 h and return times of 2, 5, 10, 25, and 100 years. There were also mathematical correlations discovered between rainfall and recurrence interval.
Findings: Based on findings, the Gumbel approach produced the highest intensity values, whereas the other approaches produced values that were close to each other. The data indicates that 461.9 mm of rain fell during the monsoon season’s 301st week. However, it was found that the 29th week had the greatest average rainfall, 92.6 mm. With 952.6 mm on average, the monsoon season saw the highest rainfall. Calculations revealed that the yearly rainfall averaged 1171.1 mm. Using Weibull’s method, the study was subsequently expanded to examine rainfall distribution at different recurrence intervals of 2, 5, 10, and 25 years. Rainfall and recurrence interval mathematical correlations were also developed. Further regression analysis revealed that short wave irrigation, wind direction, wind speed, pressure, relative humidity, and temperature all had a substantial influence on rainfall.
Originality and value: The results of the rainfall IDF curves can provide useful information to policymakers in making appropriate decisions in managing and minimizing floods in the study area.
Design and optimization of ion propulsion dronebjmsejournal
Electric propulsion technology is widely used in many kinds of vehicles in recent years, and aircrafts are no exception. Technically, UAVs are electrically propelled but tend to produce a significant amount of noise and vibrations. Ion propulsion technology for drones is a potential solution to this problem. Ion propulsion technology is proven to be feasible in the earth’s atmosphere. The study presented in this article shows the design of EHD thrusters and power supply for ion propulsion drones along with performance optimization of high-voltage power supply for endurance in earth’s atmosphere.
Software Engineering and Project Management - Introduction, Modeling Concepts...Prakhyath Rai
Introduction, Modeling Concepts and Class Modeling: What is Object orientation? What is OO development? OO Themes; Evidence for usefulness of OO development; OO modeling history. Modeling
as Design technique: Modeling, abstraction, The Three models. Class Modeling: Object and Class Concept, Link and associations concepts, Generalization and Inheritance, A sample class model, Navigation of class models, and UML diagrams
Building the Analysis Models: Requirement Analysis, Analysis Model Approaches, Data modeling Concepts, Object Oriented Analysis, Scenario-Based Modeling, Flow-Oriented Modeling, class Based Modeling, Creating a Behavioral Model.
Introduction- e - waste – definition - sources of e-waste– hazardous substances in e-waste - effects of e-waste on environment and human health- need for e-waste management– e-waste handling rules - waste minimization techniques for managing e-waste – recycling of e-waste - disposal treatment methods of e- waste – mechanism of extraction of precious metal from leaching solution-global Scenario of E-waste – E-waste in India- case studies.
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
1. Informatics Engineering, an International Journal (IEIJ), Vol.4, No.1, March 2016
DOI : 10.5121/ieij.2016.4102 13
FROM FPGA TO ASIC IMPLEMENTATION OF AN
OPENRISC BASED SOC FOR VOIP APPLICATION
Faroudja Abid and Nouma Izeboudjen
Microelectronic and Nanotechnology Laboratory, Centre de développement des
technologies avancées, Algiers, Algeria
ABSTRACT
ASIC (Application Specific Integrated Circuit) design verification takes as long as the designers take to
describe, synthesis and implement the design. The hybrid approach, where the design is first prototyped on
an FPGA (Field-Programmable Gate Array) platform for functional validation and then implemented as
an ASIC allows earlier defect detection in the design process and thus allows a significant time saving.
This paper deals with a CMOS standard-cell ASIC implementation of a SoC (System on Chip) based on the
OpenRISC processor for Voice over IP (VoIP) application; where a hybrid approach is adopted. The
architecture of the design is mainly based on the reuse of IPs cores described at the RTL level. This RTL
code is technology-independent; hence the design can be ported easily from FPGA to ASIC. Results show
that the SoC occupied the area of 2.64mm². Regarding the power consumption, RTL power estimation is
given.
KEYWORDS
ASIC; FPGA; Opencores; OpenRISC; SoC; VoIP
1. INTRODUCTION
The decision between FPGA and ASIC as an implementation media is primary derived by the
targeted application and the required performances. Several issues are considered for this choose
namely, power consumption, area usage, device size, design cost and time to market. FPGA
platforms offer reduced NRE (Non Requiring Engineering) cost and short time to market; they
are widely used in several applications where a complete system can be implemented on a single
device. However the FPGA presents a major drawback, which is the increase in power
consumption compared to ASIC or full custom design. Nevertheless a hybrid approach that
combines the two mediums, where an FPGA is used for prototyping and then the design is ported
on ASIC, can be a solution for designers looking for rapid and easy solution for functional
validation. On the other hand, when migrating from FPGA to ASIC, systems designer have to
consider several technical areas during the design phase [1]. Among these criteria, the RTL
description of the IP cores included in the design. These RTL descriptions should be technology-
independent, thus the design architecture can be mapped to an ASIC or FPGA; and the migration
between the two technologies can be done with few RTL code changes. The use of FPGA for
prototyping allows earlier defect detection in the design process and significant time saving.
In this paper we present the OpenRISC [2] based SoC for VoIP application; the design
architecture is based on technology-independent building blocks described at RTL level. The
design is first prototyped on an FPGA platform for functional validation [3, 4] and then
implemented as an ASIC. A few works emerged from industrial and academic researches to
design SoC based on soft processor for VoIP application. Among these implementations, the
IP04 based Blackfin processor by David Rowe, from Rowetel [5]; he gives an open hardware
2. Informatics Engineering, an International Journal (IEIJ), Vol.4, No.1, March 2016
14
implementation which is used by Dan Amarandei et al. for Wideband VoIP Middleware [6].
Another implementation based Xilinx PowerPC processor is given by Stelios Koroneos from
Digital OPSIS [7]. However the proposed solutions are based on proprietary processors that are
technology dependent. In our work we have used portable building blocks from Opencores to
build an OpenRISC processor based SoC. The OpenRISC soft processor can be mapped to an
ASIC or FPGA with few RTL code changes when migrating between FPGAs and ASIC, whereas
the others embedded processors like Blackfin, MicroBlaze and PowerPC are proprietary and are
not available in the ASIC technology. By using IP cores from Opencores to design a SoC,
designer are able to prototype their system on FPGA platform with ASIC perspective. In [4, 8]
we presented FPGA implementation of the VoIP architecture based OpenRISC processor. Herein
we expose the ASIC design and implementation of that SoC. The purpose behind ASIC porting is
reducing power consumption, which is a critical issue in SoCs targeted for VoIP application.
This paper is organized as follow: In Section II, the related works regarding ASIC
implementation of the SoCs based OpenRISC are given. Section III deals with the FPGA and
ASIC advantages and drawbacks. In Section IV, the technology-independent approach is
presented. The FPGA prototyping of the proposed SoC architecture is presented in Section V.
Section VI exposes the ASIC implementation of the designed SoC; the synthesis results in term
of area utilization and power consumption are exposed in this section.
2. RELATED WORKS
Several works regarding the OpenRISC based ASIC implementations, where the design was
implemented as a standard cell ASIC using diverse technologies are reported in the literature. In
[9] James Tandon has developed a system used to measure temperature maps, and power supply
noise variation across a chip on remote devices through the custom protocol. The system includes
the OpenRISC core, I2C interface, Ethernet 10/100Mbit, UART, RAM and a boot ROM. The
system was prototyped using Altera StratixIII FPGA and then implemented as a standard cell
ASIC using the Rhom 0.18 μm process technology. The operating frequency is of 100 MHz and a
chip size of 25mm². In [10] the authors developed a SoC that run the uClinux distribution, the
ASIC was targeted for the frequency of 200MHz and has been designed using the TSMC 0.13μm
process technology, the system was prototyped using Xilinx Virtex2 FPGA. Others standard cells
based implementations of the OpenRISC processor as a chip are reported in [11-13]. In the work
exposed in [12], the OpenRISC was implemented as a chip using the UMC 13μm technology
process, with the operating frequency of 100 MHz. In [13], the OpenRISC with 8 KB data cache
and 8 KB instruction cache was synthesized using a 130nm process, the author stated that “When
optimized for area, the processor had an area of 2.16 mm² and a maximum frequency of 36 MHz.
When optimized for speed, the area was 2.20 mm² and the maximum frequency of 178 MHz”.
Other implementations based on structured ASIC [14, 15] which is an intermediate technology
between FPGA and ASIC; where a portion of silicon is reused were also considered [16, 17]. In
[16] the ASIC has been designed using the TSMC 0.18 μm process technology with the
structured ASIC approach, the operating frequency is of 90 MHz and a chip size of 13mm².
Commercial companies like Flextronics International and Jennic Limited manufactured the
OpenRISC as part of an ASIC. The technology-independent criteria and a portable RTL code of
the OpenRISC make it suitable for, mainly, designs that are prototyped on FPGA platform with
an ASIC perspective. It is noticeable that CMOS standard cell implementation is a widespread
approach for ASIC designs, the structured ASIC approach remain not widely adopted.
3. Informatics Engineering, an International Journal (IEIJ), Vol.4, No.1, March 2016
15
3. FPGA AND ASIC ADVANTAGES AND DRAWBACKS
3.1. FPGA advantages and drawbacks
FPGAs are reprogrammable platforms, widely used in various designs and divers target
applications. They are progressively used as final product platforms for low volume production.
In FPGA based system design, there is no manufacturing turn around time, thus the design can be
tested and evaluated quickly allowing shorter development cycle, short time to market and lower
NER costs. In addition there is no mask making compared to ASIC. Regarding the CAD
(Computer Aided Design) tools, the FPGA vendors provide tools that help designers to undertake
the steps involved in the FPGA design flow. Among them the ISE software from Xilinx and
Quartus II from Altera, these tools are available in low end version for free download. The full
version are also available for reasonable fee compared to the ASIC tools cost. However when the
design is targeted for low power application and high volume production, the size, power
consumption and cost increase. This presents a major drawback which limits the FPGA platforms
application to low volume production compared to ASIC. Regarding the FPGA design flow, it is
usually a GUI (Graphical User Interface) based tool. Herein the development tool used for the
design and implementation is the ISE (Integrated Synthesis Environment) Xilinx 13.1 tool, which
is used for all steps involved in the design flow; it includes synthesis and Place&Route.
3.2. ASIC advantages and drawbacks
ASIC are IC (Integrated Circuit) designed for specific applications and a customized hardware
implementations of the design. They can be classified to three major parts, namely, the full
custom based ASIC that is highest performance and small size however it is a more complex and
cost consuming. Secondly, the semi custom ASIC based on gate array and standard cell. The third
type is structured ASIC [14, 15]. ASIC implementation allows low power consumption, low cost
for important volume production, high speed and smaller die size that leads to board size
reduction. In opposite to FPGA designs that are digital only, ASIC technology allows analog
circuit and mixed signal design implementations. For power optimization there are several
techniques such as clock gating, multi-Vth, operand isolation, which can be used in ASIC
implementation. These techniques are, generally, not possible on FPGA. The drawbacks of ASIC
are mainly the long development cycle, thus important time to market. The NER and CAD tools
are significantly high cost. The verification of deep sub-micron effects is not required in FPGA,
whereas this verification is required in ASIC.
4. TECHNOLOGY INDEPENDENT APPROACH
4.1. Technology-independent approach concept
The technology-independent approach is based on the reuse of portable building blocks described
at RTL level for SoC design. This approach omits the reference to the target technology, this
criteria allows portability of the design based on the technology-independent IP cores, from ASIC
to FPGA or vice versa. By adopting this approach, SoC designer leverages, in one hand, the
reusable propriety of these IPs, thus a new SoC can be created by adding, dripping or modifying a
new core, this reuse process facilitates the rapid creation and verification. In the others hand
designer are able to prototype their design into FPGA platform with an ASIC perspective. Figure
1 schematizes the technology-independent approach.
4. Informatics Engineering, an International Journal (IEIJ), Vol.4, No.1, March 2016
16
IPs Library
RTL code
(VHDL, Verilog)
ASIC design
flow
FPGA design
flow
FPGA target ASIC target
Figure 1. Technology independent approach scheme
4.2. Design architecture
Figure 2 displays the overall architecture of the proposed SoC for VoIP application. From the
hardware viewpoint the architecture of the design is based on the IP reuse strategy [4] that
facilitates the rapid creation and design verification process and allows lower design cost. The
design includes a 32bit RISC processor core and a set of technology-independent elements
needed to provide VoIP functionality. Elements are mainly, the MAC/Ethernet (connection is
established by this IP), the debug unit for debugging purpose, a memory controller and Universal
Asynchronous Receiver Transmitter (UART). An AC97 controller core is also selected and added
for audio processing application. The designed SoC was firstly prototyped on Xilinx Virtex5
FPGA for functional validation. The details of the proposed SoC architecture and the system
prototyping were presented in previous works [4, 8].
Figure 2. VoIP SoC Hardware architecture
5. FPGA PROTOTYPING
5.1. FPGA design flow and tools
Figure 3 illustrates the FPGA design flow, from functional specifications to FPGA configuration.
FPGA design flow is usually GUI based tool. In this work, the development tool used for the
DDR2
Flash
Serial Interface
e
ROM Boot Debug Unit OpenRISC or1200
Memory
Controller UART
AC97
Controller
MAC/Ethernet
Wishbone Bus
Physique interface
RS232
5. Informatics Engineering, an International Journal (IEIJ), Vol.4, No.1, March 2016
17
design and implementation is the ISE Xilinx 13.1 tool, which is used for all steps involved in the
design flow. It includes synthesis, Place&Route, bitstream generation and FPGA configuration
and test.
Figure 3. FPGA design flow
5.2 FPGA synthesis results
The design has been implemented on FPGA Virtex5 (LX50) platform and the synthesis is
performed using XST (Xilinx Synthesis Tool). The operating frequency is 66 MHz. Results show
that the architecture uses 50% of BRAM memories, 27 % of slice registers and 48% of slice
LUTs. It is noticeable that the BRAM memories are the most used resources, the use of the other
resources remain low. The power consumption is about 4.23W. Table 1 tabulates the FPGA
resources allocated to SoC components.
Table 1. FPGA resources allocated to SoC components.
6. ASIC IMPLEMENTATION
6.1. ASIC design flow and tools
The ASIC design flow defers moderately from the FPGA design flow. The main difference is in
the verification setups. Figure 4 presents the ASIC design flow; it involves more verification
Components # of LUT # of Slice Register # of BRAM # of Occupied Slice
OR1200 24% 8% 45% 35 %
Ethernet 6% 3% 2% 10 %
UART 1% 0% 0% 2%
AC97 2% 2% 0% 5%
Debug Unit 3% 2% 0% 6%
Specifications
RTL Description (HDL)
Synthesis
Place&Route
FPGA Configuration& Test (Bitstream)
Behavioural
Simulation
Static Timing
and power
analysis
6. Informatics Engineering, an International Journal (IEIJ), Vol.4, No.1, March 2016
18
compared to the FPGA design flow. A detailed presentation of the steps involved in both FPGA
and ASIC design flows is given in [18].
Figure 4. ASIC design flow
6.2. ASIC synthesis results
The synthesis for ASIC implementation was performed using Cadence RTL Compiler v10.10-
s209_1 [19], with 0.18µm TSMC process technology. This step is completed using a compile
script. Compilation was based on the top-down approach, where all modules are compiled
starting from the top level of the design hierarchy. Few RTL changes are required when targeting
an ASIC implementation. The changes are mainly done in defines.v files and Verilog files that
include memories instances. We have set the configuration for an ASIC target and instantiate the
targeted ASIC memories. Note that there are several supported ASIC RAMs memories namely,
Artisan Single-Port Sync RAM, Artisan dual-Port Sync RAM, Avant Two-Port Sync RAM,
Virage Single-Port Sync RAM and Virtual Silicon Single-Port Sync RAM.
In our case we have chosen the Artisan Single-Port Sync RAM and Artisan dual-Port Sync RAM
memories. We have first used the random logic approach using flip flop for instances including
memories, synthesis results using this approach were reported in our previous work [20]. In this
work, a RAM compiler approach which is area-efficient has been used to improve the results. The
appropriates memories was generated by the ‘IMEC ASIC and design service team’
(www2.imec.be) using the memory compiler tool (SRAM-DP-HS SRAM Generator)) from
Artisan Components, INC with TSMC 0.18 µm technology process.
Back end
Front end
Equivalency
checking
Behavioral
Simulation
Equivalency
checking
Static
Timing
Analysis
Specifications
RTL Description
(HDL)
Synthesis
Place&Route
Tap out (final layout
GDSII format)
DFT (ATPG (BIST,
Scan, and JTAG)
Floorplanning
Static
Timing and
power
analysis
Technology
Library and
design contraints
7. Informatics Engineering, an International Journal (IEIJ), Vol.4, No.1, March 2016
19
6.2.1. Area estimation
The area utilization of the OpenRISC based SoC is about 2.65 mm² and the OpenRISC processor
occupied the area of 2.34 mm². As expected the use of dedicated memories enables significant
reduction, in area and power consumption. Figure 5 presents the ASIC synthesis results of the
designed SoC in term of area utilization.
Figure 5. Area of standards cells (mm²)
6.2.2. ASIC power estimation
Herein we give the RTL power estimation, the histogram in Figure 6 shows the ASIC power
consumption of some IPs included in the designed SoC. The total power consumption is about
113.75 mW with 113.67 mW for dynamic power consumption and 0.072 mW for the static
power. Table 2 summarizes the instances power usage percentages. It is noticeable that the
OpenRISC is the most power consuming.
Table 2. ASIC synthesis results regarding instances power usage percentages
The histogram in Figure 7 represents the power for ASIC and FPGA. The FPGA power
estimation is done using the XPower Analyzer by Xilinx [21]; the total power consumption is
about 5160 mW. We recognize that the estimates may not be extremely accurate since measuring
the gap between the two media needs a specific measurement approach that gives accurate
measurement. Nevertheless the RTL power estimation results give a preliminary inference about
the power consumption gap between the two media. It is noteworthy to precise that the ASIC
power consumption is considerably less than the FPGA power consumption
Instances Instance Power Usage
Or1200_top 23 %
Or1200_top_cpu 17.5%
Ethmac 13.65%
UART 16550 2.44%
8. Informatics Engineering, an International Journal (IEIJ), Vol.4, No.1, March 2016
20
0
20
40
60
80
100
120
1 2 3 4 5
Power
(mW)
Dynamic and static Power consumption for IPs on ASIC
Série2
Série1
Figure 6. Histogram of power consumption for IPs on ASIC
Figure 7. Histogram of power for ASIC and FPGA
7. CONCLUSIONS
We presented in this work an ASIC design of a SoC for VoIP application. The SoC architecture is
based on the technology-independent building blocks described at RTL level. A hybrid approach
has been applied, where the FPGA platform is used for the functional validation of the design,
which is then implemented as an ASIC.
We exposed mainly synthesis results, primary regarding the area issue; that is an important issue
for ASIC design cost, and we have given an estimation of the RTL power consumption. In term
of area utilization, results show that the SoC occupied the area of 2.67 mm² in which the
OpenRISC processor occupied the area of 2.34 mm². Regarding the power consumption, the total
power consumption in ASIC is about 113.75 mW whereas in FPGA implementation the power
consumption is about 5160 mW. As expected the ASIC power consumption is considerably less
than the FPGA power consumption. We consider that, FPGAs are a good solution for functional
validation and prototyping of the design that will be implemented in ASIC technology. But they
cannot replace ASIC mainly for design requiring low power consumption.
Dynamic
power ■
Static
power■
SoC_VoIP Or1200 Ethernet Debug UART
9. Informatics Engineering, an International Journal (IEIJ), Vol.4, No.1, March 2016
21
REFERENCES
[1] Colin, Baldwin “Converting FPGA Designs”, Open-Silicon.
[2] Mjan Lampret (2001) “Openrisc 1200 IP Core Specification“, Rev. 0.7.
[3] Faroudja, Abid; Nouma, Izeboudjen; Mohamed, Bakiri,; Sabrina, Titri; Fatiha, Louiz & Dalila Lazib
(17-20 December 2012) “Embedded Implemetnation Of An IP-PBX /Voip Gateway “, ICM ,
International Conference On Microelectronics, , , Algiers, Algeria
[4] Nouma, Izeboudjen; Dalila, Lazib; Mohammed, Bakiri; Faroudja, Abid; Sabrina, Titri & Fatiha,
Louiz (Nov 2013), “A New Design Reuse Approach For Voip Implementation Into Fpsocs And
Asics”, International Journal On Soft Computing (Ijsc) Vol.4, No.4, , P. 21-31, Doi:
10.5121/Ijsc.4402.
[5] Free Telephony Project, Open Telephony Hardware, IP04 Four Port IPPBX Retrieved February 14,
2010.
[6] Dan ,Amarandei & Mostafa, El-Said (2010), “Implementation Of Wideband Voip Middleware Using
Embedded Systems”, Electro/Information Technology (EIT) IEEE.
[7] Http://Www.Digital-Opsis.Com
[8] Faroudja, Abid; Fatiha, Louiz; Mohamed, Bakiri; Sabrina, Titri; Nouma, Izeboudjen & Dalila Lazib
(26-27 Aug 2013), “Embedded SIP Server Based FPGA-Socs Approach”, Ewili’13, 3rd Embedded
Operating System Workshop, Toulouse, France.
[9] James, Tandon (2010), “Openrisc Based Control Processor For Measuring Power Supply Noise,
Temperature, And I/O Pad Voltages Over A JTAG Like Test Access Network”, University Of Tokyo,
Japan.
[10] Anoop C, Nair Indian Institute Of Technology, Delhi Hauz Khas.
[11] Paul, Morgan (2008), “Energy Analysis And Optimisation Techniques For Automatically Synthesised
Coprocessors”, Master Thesis, The Universities Of Edinburgh.
[12] James, Tandon (2009), “Openrisc Based Multicore, Multiprocessor Architecture”.
[13] Andreas, Ehliar (2009), “Performance Driven FPGA Design With An ASIC Perspective“, Ph.D
Dissertation, Linkoping University,
[14] K.-C, Wu & Y.-W, Tsai (2004), “Structured Asic, Evolution Or Revolution?”? ISPD ’04, 4th
International Symposium On Physical Design. New York, NY, USA: ACM, Pp. 103–106.
[15] Http://En.Wikipedia.Org/Wiki/Structured_ASIC_Platform
[16] Tsung-Han, Heish & Rung-Bin (25-26 Feb 2013), Lin, “Via-Configurable Structured ASIC
Implementation Of Openrisc 1200 Based Soc Platform”, IEEE 2nd International Symposium On
Next-Generation Electronics (ISNE), Kaohsiung , Taiwan.
[17] Paul, Dewell (2004), “Openrisc Implementation In A Viamask Structured ASIC”.
[18] Http://Www.Xilinx.Com/Fpga/Asic.Htm
[19] Cadence Design Systems, GUI User Guide For Encounter RTL Compiler, Product Version
10.1,December 2010. Www.Cadence.Com
[20] Faroudja, Abid & Nouma, Izeboudjen (April 2015) , “ASIC Implementation Of An Openrisc Based
Soc For Voip Application”, 6th International Conference On Information And Communication
Systems (ICICS), Pp.64-67, Amman; Jordan. Doi:10.1109/IACS.2015.7103203.
[21] Xpower Estimator User Guide, UG440, January 18, 2012.
Authors
Faroudja ABID received her engineering degree in Electronics Engineering from the University of Tizi
ouzou, Algeria; and the M.S. from Ecole Nationale Polytechnique (ENP) of Algiers, Algeria. Currently,
researcher at the CDTA center. Her research interests include embedded system, FPGA design, ASIC
design, Real-time and System on Chip Design.
Nouma Izeboudjen received her engineering degree in Electronics Engineering from the University of
sciences and technology Houari Boumedienne, Algeria. And the P.H.D degree from Ecole Nationale
Polytechnique (ENP) of Algiers. Currently, researcher at the CDTA center. Her research interests include
embedded system, FPGA and ASIC design, System on Chip Design and neural network.