International Journal of Computational Engineering Research (IJCER) is dedicated to protecting personal information and will make every reasonable effort to handle collected information appropriately. All information collected, as well as related requests, will be handled as carefully and efficiently as possible in accordance with IJCER standards for integrity and objectivity.
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research(IJCER) is an intentional online Journal in English monthly publishing journal. This Journal publish original research work that contributes significantly to further the scientific knowledge in engineering and Technology.
Interoperability of Reconfiguring System on FPGA Using a Design Entry of Hard...IDES Editor
For a long ago, world of digital design has spread
out in the many major and a lot of logics, approaches, and
theories has been proposed. The digital emerges as a solution
of a daily-life need and applicable on such technology from
the developing devices until software-based. All of the designs
has a significant point on the spesification, integration, and
optimization. The designers have been trying to make a good
designs on both hardware and software, latest both
combinations have been known as the basic idea of hardware/
software co-design. The state-of-the art computer is very
interesting to research because of its implementation can
make changes of the cycle of reconfigurable objects. This paper
presents a comparison of the two role plays in reconfigurable
devices especially FPGA-based, i.e. Altera and Xilinx. The
idea is that of a simple compiler has a good performance designs
for synthesizing Very high speed integrated circuit Hardware
Description Language (VHDL) code as well as the other
complexity software that more powerful. So, this paper
proposes such method as interoperability for reconfiguring
devices to get the point why few of the standard VHDL code
can’t be synthesised in the different compiler of VHDL code
between Xilinx and Altera. The project of compiler softwares
that is observed from Xilinx is ISE and from Altera is Max+Plus
II. Max+Plus II is a low-cost software than ISE Xilinx, although
both Xilinx and Altera devices have a different structure each
other.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research(IJCER) is an intentional online Journal in English monthly publishing journal. This Journal publish original research work that contributes significantly to further the scientific knowledge in engineering and Technology.
Interoperability of Reconfiguring System on FPGA Using a Design Entry of Hard...IDES Editor
For a long ago, world of digital design has spread
out in the many major and a lot of logics, approaches, and
theories has been proposed. The digital emerges as a solution
of a daily-life need and applicable on such technology from
the developing devices until software-based. All of the designs
has a significant point on the spesification, integration, and
optimization. The designers have been trying to make a good
designs on both hardware and software, latest both
combinations have been known as the basic idea of hardware/
software co-design. The state-of-the art computer is very
interesting to research because of its implementation can
make changes of the cycle of reconfigurable objects. This paper
presents a comparison of the two role plays in reconfigurable
devices especially FPGA-based, i.e. Altera and Xilinx. The
idea is that of a simple compiler has a good performance designs
for synthesizing Very high speed integrated circuit Hardware
Description Language (VHDL) code as well as the other
complexity software that more powerful. So, this paper
proposes such method as interoperability for reconfiguring
devices to get the point why few of the standard VHDL code
can’t be synthesised in the different compiler of VHDL code
between Xilinx and Altera. The project of compiler softwares
that is observed from Xilinx is ISE and from Altera is Max+Plus
II. Max+Plus II is a low-cost software than ISE Xilinx, although
both Xilinx and Altera devices have a different structure each
other.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONieijjournal
ASIC (Application Specific Integrated Circuit) design verification takes as long as the designers take to describe, synthesis and implement the design. The hybrid approach, where the design is first prototyped on an FPGA (Field-Programmable Gate Array) platform for functional validation and then implemented as
an ASIC allows earlier defect detection in the design process and thus allows a significant time saving. This paper deals with a CMOS standard-cell ASIC implementation of a SoC (System on Chip) based on the OpenRISC processor for Voice over IP (VoIP) application; where a hybrid approach is adopted. The
architecture of the design is mainly based on the reuse of IPs cores described at the RTL level. This RTL code is technology-independent; hence the design can be ported easily from FPGA to ASIC. Results show that the SoC occupied the area of 2.64mm². Regarding the power consumption, RTL power estimation is given.
Know about the various software used for electronic design automation. Also, learn what are the various courses offered by Livewire Vadapalani for electronic design automation.
VHDL is defined by IEEE. This standard is known by all the VHDL tool developers. So
there is only one language to learn. This language is used by all the circuit designers around the world. The life time for this language is assured, since it is an IEEE standards. Any investment or learning is assured for lifetime. Abundance of models available from different sources can be used with ease. Some tools might support Foreign Language Interface, by which you can add your model in C language to the VHDL code. It is a modern language, powerful and general. Other advantages include readability of the code and portability. The code developed is portable to any technology at any time. Time to market is short (leads to leadership in the market). Any error found during the simulation phase is less expensive than by discovering the errors after making the circuit board (Investment is saved). The great advantage is that the Project Managers can modify the specification without leading to disaster (only the necessary portion of the code need to be changed). It can deliver designs 100% error free at short duration. New Concepts in
hardware design (for example, in image processing, DSP, etc.,) can be modeled in VHDL and its efficiency or viability can be proven without doing the hardware. A large number of ASICs fail to work when plugged into a system even if they meet their specifications first time. VHDL addresses this issue in two ways: A VHDL specification can be executed in order to achieve a high level of confidence in its correctness before commencing design, and may simulate one to two orders of magnitude faster than a gate level description. A VHDL specification for a part can form the basis for a simulation model to verify the operation of the part in the wider system context (e.g. printed circuit board simulation). This depends on how accurately the specification handles aspects such as timing and initialization.
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS MOHAMMED FURQHAN
Computers themselves, and software yet to be developed, will revolutionize the way we learn. ... However, embedded systems and IoT devices have some unique ... provided by a layer of stack layer,firmware using tables and runtime services, but this ... to study before you are fully committed to an open source project.
Graduate Research Assistant at Multimedia Processing Laboratory, University of Texas at Arlington. MS in EE with focus on Embedded Systems & Image Processing
10 Insightful Quotes On Designing A Better Customer ExperienceYuan Wang
In an ever-changing landscape of one digital disruption after another, companies and organisations are looking for new ways to understand their target markets and engage them better. Increasingly they invest in user experience (UX) and customer experience design (CX) capabilities by working with a specialist UX agency or developing their own UX lab. Some UX practitioners are touting leaner and faster ways of developing customer-centric products and services, via methodologies such as guerilla research, rapid prototyping and Agile UX. Others seek innovation and fulfilment by spending more time in research, being more inclusive, and designing for social goods.
Experience is more than just an interface. It is a relationship, as well as a series of touch points between your brand and your customer. Here are our top 10 highlights and takeaways from the recent UX Australia conference to help you transform your customer experience design.
For full article, continue reading at https://yump.com.au/10-ways-supercharge-customer-experience-design/
http://inarocket.com
Learn BEM fundamentals as fast as possible. What is BEM (Block, element, modifier), BEM syntax, how it works with a real example, etc.
How to Build a Dynamic Social Media PlanPost Planner
Stop guessing and wasting your time on networks and strategies that don’t work!
Join Rebekah Radice and Katie Lance to learn how to optimize your social networks, the best kept secrets for hot content, top time management tools, and much more!
Watch the replay here: bit.ly/socialmedia-plan
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONieijjournal
ASIC (Application Specific Integrated Circuit) design verification takes as long as the designers take to describe, synthesis and implement the design. The hybrid approach, where the design is first prototyped on an FPGA (Field-Programmable Gate Array) platform for functional validation and then implemented as
an ASIC allows earlier defect detection in the design process and thus allows a significant time saving. This paper deals with a CMOS standard-cell ASIC implementation of a SoC (System on Chip) based on the OpenRISC processor for Voice over IP (VoIP) application; where a hybrid approach is adopted. The
architecture of the design is mainly based on the reuse of IPs cores described at the RTL level. This RTL code is technology-independent; hence the design can be ported easily from FPGA to ASIC. Results show that the SoC occupied the area of 2.64mm². Regarding the power consumption, RTL power estimation is given.
Know about the various software used for electronic design automation. Also, learn what are the various courses offered by Livewire Vadapalani for electronic design automation.
VHDL is defined by IEEE. This standard is known by all the VHDL tool developers. So
there is only one language to learn. This language is used by all the circuit designers around the world. The life time for this language is assured, since it is an IEEE standards. Any investment or learning is assured for lifetime. Abundance of models available from different sources can be used with ease. Some tools might support Foreign Language Interface, by which you can add your model in C language to the VHDL code. It is a modern language, powerful and general. Other advantages include readability of the code and portability. The code developed is portable to any technology at any time. Time to market is short (leads to leadership in the market). Any error found during the simulation phase is less expensive than by discovering the errors after making the circuit board (Investment is saved). The great advantage is that the Project Managers can modify the specification without leading to disaster (only the necessary portion of the code need to be changed). It can deliver designs 100% error free at short duration. New Concepts in
hardware design (for example, in image processing, DSP, etc.,) can be modeled in VHDL and its efficiency or viability can be proven without doing the hardware. A large number of ASICs fail to work when plugged into a system even if they meet their specifications first time. VHDL addresses this issue in two ways: A VHDL specification can be executed in order to achieve a high level of confidence in its correctness before commencing design, and may simulate one to two orders of magnitude faster than a gate level description. A VHDL specification for a part can form the basis for a simulation model to verify the operation of the part in the wider system context (e.g. printed circuit board simulation). This depends on how accurately the specification handles aspects such as timing and initialization.
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS MOHAMMED FURQHAN
Computers themselves, and software yet to be developed, will revolutionize the way we learn. ... However, embedded systems and IoT devices have some unique ... provided by a layer of stack layer,firmware using tables and runtime services, but this ... to study before you are fully committed to an open source project.
Graduate Research Assistant at Multimedia Processing Laboratory, University of Texas at Arlington. MS in EE with focus on Embedded Systems & Image Processing
10 Insightful Quotes On Designing A Better Customer ExperienceYuan Wang
In an ever-changing landscape of one digital disruption after another, companies and organisations are looking for new ways to understand their target markets and engage them better. Increasingly they invest in user experience (UX) and customer experience design (CX) capabilities by working with a specialist UX agency or developing their own UX lab. Some UX practitioners are touting leaner and faster ways of developing customer-centric products and services, via methodologies such as guerilla research, rapid prototyping and Agile UX. Others seek innovation and fulfilment by spending more time in research, being more inclusive, and designing for social goods.
Experience is more than just an interface. It is a relationship, as well as a series of touch points between your brand and your customer. Here are our top 10 highlights and takeaways from the recent UX Australia conference to help you transform your customer experience design.
For full article, continue reading at https://yump.com.au/10-ways-supercharge-customer-experience-design/
http://inarocket.com
Learn BEM fundamentals as fast as possible. What is BEM (Block, element, modifier), BEM syntax, how it works with a real example, etc.
How to Build a Dynamic Social Media PlanPost Planner
Stop guessing and wasting your time on networks and strategies that don’t work!
Join Rebekah Radice and Katie Lance to learn how to optimize your social networks, the best kept secrets for hot content, top time management tools, and much more!
Watch the replay here: bit.ly/socialmedia-plan
Content personalisation is becoming more prevalent. A site, it's content and/or it's products, change dynamically according to the specific needs of the user. SEO needs to ensure we do not fall behind of this trend.
Lightning Talk #9: How UX and Data Storytelling Can Shape Policy by Mika Aldabaux singapore
How can we take UX and Data Storytelling out of the tech context and use them to change the way government behaves?
Showcasing the truth is the highest goal of data storytelling. Because the design of a chart can affect the interpretation of data in a major way, one must wield visual tools with care and deliberation. Using quantitative facts to evoke an emotional response is best achieved with the combination of UX and data storytelling.
Succession “Losers”: What Happens to Executives Passed Over for the CEO Job?
By David F. Larcker, Stephen A. Miles, and Brian Tayan
Stanford Closer Look Series
Overview:
Shareholders pay considerable attention to the choice of executive selected as the new CEO whenever a change in leadership takes place. However, without an inside look at the leading candidates to assume the CEO role, it is difficult for shareholders to tell whether the board has made the correct choice. In this Closer Look, we examine CEO succession events among the largest 100 companies over a ten-year period to determine what happens to the executives who were not selected (i.e., the “succession losers”) and how they perform relative to those who were selected (the “succession winners”).
We ask:
• Are the executives selected for the CEO role really better than those passed over?
• What are the implications for understanding the labor market for executive talent?
• Are differences in performance due to operating conditions or quality of available talent?
• Are boards better at identifying CEO talent than other research generally suggests?
In this paper, proposed a novel implementation of a Soft-Core system using
micro-blaze processor with virtex-5 FPGA. Till now Hard-Core processors are used in
FPGA processor cores. Hard cores are a fixed gate-level IP functions within the FPGA
fabrics. Now the proposed processor is Soft-Core Processor, this is a microprocessor fully
described in software, usually in an HDL. This can be implemented by using EDK tool. In
this paper, developed a system which is having a micro-blaze processor is the combination
of both hardware & Software. By using this system, user can control and communicate all
the peripherals which are in the supported board by using Xilinx platform to develop an
embedded system. Implementing of Soft-Core process system with different peripherals like
UART interface, SPA flash interface, SRAM interface has to be designed using Xilinx
Embedded Development Kit (EDK) tools.
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONieijjournal1
ASIC (Application Specific Integrated Circuit) design verification takes as long as the designers take to
describe, synthesis and implement the design. The hybrid approach, where the design is first prototyped on
an FPGA (Field-Programmable Gate Array) platform for functional validation and then implemented as
an ASIC allows earlier defect detection in the design process and thus allows a significant time saving.
This paper deals with a CMOS standard-cell ASIC implementation of a SoC (System on Chip) based on the
OpenRISC processor for Voice over IP (VoIP) application; where a hybrid approach is adopted. The
architecture of the design is mainly based on the reuse of IPs cores described at the RTL level. This RTL
code is technology-independent; hence the design can be ported easily from FPGA to ASIC. Results show
that the SoC occupied the area of 2.64mm². Regarding the power consumption, RTL power estimation is
given.
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONieijjournal
ASIC (Application Specific Integrated Circuit) design verification takes as long as the designers take to describe, synthesis and implement the design. The hybrid approach, where the design is first prototyped on an FPGA (Field-Programmable Gate Array) platform for functional validation and then implemented as
an ASIC allows earlier defect detection in the design process and thus allows a significant time saving.
This paper deals with a CMOS standard-cell ASIC implementation of a SoC (System on Chip) based on the
OpenRISC processor for Voice over IP (VoIP) application; where a hybrid approach is adopted. The
architecture of the design is mainly based on the reuse of IPs cores described at the RTL level. This RTL code is technology-independent; hence the design can be ported easily from FPGA to ASIC.
Programmable logic controller performance enhancement by field programmable g...ISA Interchange
PLC, the core element of modern automation systems, due to serial execution, exhibits limitations like slow speed and poor scan time. Improved PLC design using FPGA has been proposed based on parallel execution mechanism for enhancement of performance and flexibility. Modelsim as simulation platform and VHDL used to translate, integrate and implement the logic circuit in FPGA. Xilinx’s Spartan kit for implementation-testing and VB has been used for GUI development. Salient merits of the design include cost-effectiveness, miniaturization, user-friendliness, simplicity, along with lower power consumption, smaller scan time and higher speed. Various functionalities and applications like typical PLC and industrial alarm annunciator have been developed and successfully tested. Results of simulation, design and implementation have been reported.
Presentation made by Jose Pinilla and Alfredo Gualdrón to show the CSTAR (Canadian Surgical Technologies and Advanced Robotics) how FPGAs are being used in the Universidad Pontificia Bolivariana in Bucaramanga, Colombia.
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded SystemsArti Parab Academics
Core of embedded systems: microprocessors and microcontrollers, RISC and CISC controllers, Big endian and Little endian processors, Application specific ICs, Programmable logic devices, COTS, sensors and actuators, communication interface, embedded firmware, other system components.
Design and Implementation of Quintuple Processor Architecture Using FPGAIJERA Editor
The advanced quintuple processor core is a design philosophy that has become a mainstream in Scientific and engineering applications. Increasing performance and gate capacity of recent FPGA devices permit complex logic systems to be implemented on a single programmable device. The embedded multiprocessors face a new problem with thread synchronization. It is caused by the distributed memory, when thread synchronization is violated the processors can access the same value at the same time. Basically the processor performance can be increased by adopting clock scaling technique and micro architectural Enhancements. Therefore, Designed a new Architecture called Advanced Concurrent Computing. This is implemented on the FPGA chip using VHDL. The advanced Concurrent Computing architecture performs a simultaneous use of both parallel and distributed computing. The full architecture of quintuple processor core designed for realistic to perform arithmetic, logical, shifting and bit manipulation operations. The proposed advanced quintuple processor core contains Homogeneous RISC processors, added with pipelined processing units, multi bus organization and I/O ports along with the other functional elements required to implement embedded SOC solutions. The designed quintuple performance issues like area, speed and power dissipation and propagation delay are analyzed at 90nm process technology using Xilinx tool.
International Journal of Computational Engineering Research(IJCER)
1. I nternational Journal Of Computational Engineering Research (ijceronline.com) Vol. 2Issue. 8
Implementation of Serial Communication IP for Soc Applications
1
K. Raghuram, 2A.Lakshmi sudha,
1
Assoc.Professor,Pragati Engg College, Kakinada, AP, India.
2
Post Graduate Student, Pragati Engg College, Kakinada, Ap, India .
Abstract:
The serial co mmunication is very co mmonly used communicat ion protocol between various peripherals and
processor. The current trend is all high speed buses are built with serial co mmunicat ion interface.
The ALTERA’s NIOS II soft processor and PowerPC hard processor are widely used in FPGA based CSOC
(configurable system on chip) applications. These processers don’t have programmable serial lin ks for interfacing with
embedded peripherals wh ich are mostly off chip.
In this project it is proposed to imp lement dynamically configurable serial co mmun ication block in Verilog. The
developed module shall be interfaced with NIOS II soft processor as a general purpose IO port. The serial interface
blocks shall be imp lemented to handle high data rate serial links and provide paralle l interface to the processor.
The Nios II IDE (EDK) shall be used for developing the test application in C programming language. The serial interface
blocks which are coded in Verilog shall be synthesized using QUARTUS II EDA tool. The CYCLONE III family FPGA
board shall be used for verifying the results on board.
I. INTRODUCTION
In electronic design a semiconductor intellectual property core, IP core, or IP block is a reusable unit of logic,
cell, or chip layout design that is the intellectual property of one party. IP cores may be licensed to another party or can
be owned and used by a single party alone. The term is derived fro m the licensing of the patent and source
code copyright intellectual property rights that subsist in the design.
IP cores can be used as building blocks within ASIC ch ip designs or FPGA logic designs It IP cores in the
electronic design industry have had a profound impact on the design of systems on a chip. By licensing a design multiple
times, IP core licensor spread the cost of development among mult iple chip makers. IP cores for standard processors,
interfaces, and internal functions have enabled chip makers to put more of their resources into developing the
differentiating features of their ch ips. As a result, chip makers have developed innovations more quickly.
II. Typres of Ip Cores:
The IP core can be described as being for chip design what a library is for computer programming or
a discrete integrated circuit co mponent is for printed circuit board design.
A. SOFT CORES:
As the complexity of embedded systems designs increased over time, designing each and every hardware
component of the system fro m scratch soon became far too imp ractical and expensive for most designers. Therefore, the
idea of using pre-designed and pre-tested intellectual property (IP) cores in designs became an attractive alternative. Soft-
core processors are microprocessors whose architecture and behavior are fu lly described using a synthesizable subset of a
hardware description language (HDL). They can be synthesized for any Application -Specific Integrated Circuit (ASIC)
or Field Programmab le Gate Array (FPGA ) technology; therefore they provide designers with a substantial amount of
flexib ility.
The use of soft-core processors holds many advantages for the designer of an embedded system. First , soft-core
processors are flexible and can be customized for a specific application with relat ive ease. Second, since soft -core
processors are technology independent and can be synthesized for any given target ASIC or FPGA technology, they are
therefore more immune to beco ming obsolete when compared with circuit or log ic level descriptions of a processor.
Finally, since a soft-core processor’s architecture and behavior are described at a higher abstraction level using an HDL,
it becomes much easier to understand the overall design. Th is paper presents a survey of the available soft -core
processors that are used to design and implement embedded systems using either FPGAs or ASICs.
B. HARD CORES :
Hard cores, by the nature of their low-level representation, offer better predictability of ch ip performance
in terms of t iming performance and area.
Analog and mixed-signal logic are generally defined as a lower-level, physical description. Hence, analog IP
(SerDes, PLLs, DAC, ADC, etc.) are p rovided to chip makers in transistor-layout format (such as GDSII.) Digital IP
cores are sometimes offered in layout format, as well.
Such cores, whether analog or digital, are called "hard cores" (or hard macros), because the core's application
function cannot be meaningfully modified by chip designers. Transistor layouts must obey the target foundry's process
design rules, and hence, hard cores delivered for one foundry's process cannot be easily ported to a different process or
foundry. Merchant foundry operators (such as IBM,Fu jitsu, Samsung, TI, etc.) offer a variety of hard-macro IP functions
built for their o wn foundry process, helping to ensure customer lock-in.
||Issn 2250-3005(online)|| ||December|| 2012|| ||||Pa ge 116
2. I nternational Journal Of Computational Engineering Research (ijceronline.com) Vol. 2Issue. 8
III. Commercial Cores and Tools:
Nios II, Micro Blaze, Pico Blaze and Xtensa are the leading soft-core processors provided by Altera, Xilin x and
Ten silica respectively. In this section, we will d iscuss the important features of each soft -core processor. Nios II by
Altera Corporat ion: Altera Corporation is one of the leading vendors of Programmable Logic Devices (PLDs) and
FPGAs.
They offer the Stratix, Strat ix II and Cyclone families of FPGAs that are widely used in the design of embedded
systems and digital signal processing (DSP) applications. They also provide associated CAD tools such as Quartus II and
System-on-Programmable-Ch ip (SOPC) Builder that allow designers to synthesize, program and debug their designs and
build embedded systems on Altera’s FPGAs.
The Nios II Processor is their flagship IP soft-core processor and can be instantiated with any embedded system
design. This processor is the successor of Altera’s original Nios softcore processor and features major improvements
focused on the reduction of logic element (LE) consumption on an FPGA and improved performance.
The Nios II Soft-Core Processor is a general purpose Reduced Instruction Set Computer (RISC) processor core
and features Harvard memory arch itecture. This core is widely used with Altera FPGAs and SOPC Builder. This
processor features a full 32-b it Instruction Set Architecture (ISA), 32 general-purpose registers, single-instruction 32x32
mu ltip ly and divide operations, and dedicated instructions for 64-b itand 128-b it products of mult iplication.
The Nios II also has a performance of more than 150 Dhrystone MIPS (DMIPS) on the Stratix family of FPGAs. This
soft-core processor comes in three versions: economy, standard and fast core. Each core version modifies the number of
pipeline stages; instruction and data cache memories and hardware components for multiply and divide operations. In
addition, each core varies in size and perfo rmance depending on the features that are selected.
Adding peripherals with the Nios II Processors is done through the Avalon Interfac e Bus which contains the
necessary logic to interface the processor with off-the-shelf IP cores or custom made peripherals. Micro Blaze and Pico
Blaze by Xilin x Incorporated: Xilin x Incorporated are the makers of the Spartan and Virtex families of FPGAs. In
addition, they also offer soft IP cores that target their FPGAs.
The fundamental co mponents that build up a HW/SW system are a CPU (Central Processing Unit) wh ich processes the
informat ion in a system, On-chip RAM (Rando m Access Memory) to store the instructions for the CPU and a JATG
UART (Jo int Test Access Group Universal Asynchronous Receiver Transmitter) for commun ication with the host
computer. These components communicate with each other through the system bus, see figure below.
Figure1. system Architecture
The system is generated with the help of SOPC Bu ilder tool. This tool makes easy to specify the system components and
their connections and generate a complete system-on programmable- ch ip (SOPC) in much less time than using
traditional, manual integration methods.
IV. Software Development For The System In Niosii Ide:
By this stage the HW structure of the system is co mplete. To utilize it and verify whether it is working correctly,
software has to be created. The programming language that is u sed is ANSI C. ANSI C (Standard C) is one standardized
version of the C programming language. Before the code (software) can be generated and executed, a project has to be
built in Nios II IDE(”user application project”) which in turn needs a system library pro ject (”Hardware Abstraction
Layer (HA L) system library project”). The system library is created by Nios II IDE automatically after the user
application project is created.
||Issn 2250-3005(online)|| ||December|| 2012|| ||||Pa ge 117
3. I nternational Journal Of Computational Engineering Research (ijceronline.com) Vol. 2Issue. 8
Figure 2. Nios II IDE window.
Figure 3 Perfo rmance report
PERFORMA NCE REPORT:
Figure 4. Fmax. Su mmary report of slo w corner.
V. Conclusion
The serial interface blocks are implemented to handle high data rate serial lin ks and provide parallel interface to
the processor. The serial interface is interconnected with processor finally through FPGA imp lementation we verified the
functionality. The serial interface blocks which is coded in Verilog is successfully synthesized using QUARTUS II EDA
tool. We got the speed rate of around 150M Hz clock rate.
||Issn 2250-3005(online)|| ||December|| 2012|| ||||Pa ge 118
4. I nternational Journal Of Computational Engineering Research (ijceronline.com) Vol. 2Issue. 8
Reference
[1] X. Wang and S.G. Ziavras, “Parallel LU Factorization of Sparse Matrices onFPGA -Based Configurable
Co mputing Eng ines,” Concurrency and Computation:Practice and Experience, vol. 16, no. 4, (April 2004), pp.
319-343.
[2] Altera Corporation, “Nios Embedded Processor System Develop ment,” [OnlineDocu ment, Cited 2004 February
2], Availab le HTTP:http://www.altera.co m/products/ip/processors/nios/nio-index.ht ml
[3] Xilin x, Inc., “MicroBlaze Soft Processor,” [Online Document, Cited 2004 February2],vailableHTTP:
http://www.xilin x.co m/ xln x/ xil_prodcat_product.jsp?title=microblaze
[4] K. Co mpton and S. Hauck, “Reconfigurable Co mputing: A Survey of Systems andSoftware,” ACM Computing
Surveys, vol. 34, no. 2 (June 2002), pp. 171-210.
[5] R. K. Gupta and Y. Zorian, “Introducing Core -Based System Design,” IEEE Design andTest of Computers, vol.
14, no. 4 (October-December 1997), pp 15-25.
[6] Opencores.org Web Site, [Online Docu ment, Cited 2004 February 9]
[7] Altera Corporation, “Excalibur Devices,” [On line Document, Cited 2004 February 7],Available HTTP:
http://www.altera.co m/products/devices/arm/arm-index.html
[8] Xilin x, Inc., “PowerPC Embedded Processor Solution,” [On line Document, Cited 2004February 7], Available
HTTP:http://www.xilin x.co m/ xln x/ xil_prodcat_product.jsp?title=v2p_powerpc
[9] Xilin x, Inc., “MicroBlaze Processor Reference Gu ide,” [On line Document], 2003September, [Cited 2004
February 2], Available HTTP:http://www.xilin x.co m/ise/embedded/mb_ref_guide.pdf
[10] Xilin x, Inc., “PicoBlaze 8-Bit Microcontroller for Virtex-E and Spartan-II/IIE Devices,”[Online Docu ment],
2003 February , [Cited 2004 February 2], Availab le HTTP:http://www.xilin x.co m/bvdocs/appnotes/xapp213.pdf
[11] V. Bet z, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs,Kluwer Academic
Publishers: Norwell, MA, 1999.
[12] Altera Corporation, “Strat ix Dev ice Handbook,” [On line Docu ment], 2004 January, [Cited 2004 February 3],
Available HTTP:http://www.altera.co m/ literature/hb/stx/stratix_handbook.pdf
||Issn 2250-3005(online)|| ||December|| 2012|| ||||Pa ge 119