The document describes techniques for reducing power consumption during integrated circuit testing by reordering test vectors. It discusses two algorithms: 1) Minimum Transition (MT)-fill, which fills don't care bits in a way to minimize transitions and reduce average/peak power. 2) Hamming distance-based technique, which divides test data into blocks, calculates block frequencies, and merges blocks with low Hamming distance to increase compression ratio while reducing dynamic power. Experimental results showed MT-fill achieved lower average/peak power while Hamming distance-based method yielded higher compression. The proposed approach reorders test vectors to minimize switching activity and reduce test power.