This document discusses system design techniques and networks for embedded systems. It covers topics like design methodologies, requirement analysis, specifications, system analysis and architecture design. It discusses different design flows like waterfall model, spiral model and successive refinement model. It also discusses quality assurance techniques important for delivering quality embedded systems. Specific techniques covered include concurrent engineering, requirements analysis, different specification languages like SDL and state charts, system analysis using CRC cards and ensuring quality throughout the design process.
Introduction – Multiple tasks and multiple processes – Multirate systems- Preemptive realtime operating systems- Priority based scheduling- Interprocess communication mechanisms – Evaluating operating system performance- power optimization strategies for processes –Example Real time operating systems-POSIX-Windows CE. – Distributed embedded systems – MPSoCs and shared memory multiprocessors. – Design Example – Audio player, Engine control unit – Video accelerator.
Embedded Firmware Design and Development, and EDLCJuliaAndrews11
Embedded Firmware Design and Development – Firmware Design Approaches, Firmware
Development Languages. Integration of Embedded Hardware and Firmware.
Embedded Product Development Life Cycle – Objectives, Different Phases, Modeling Techniques
– Waterfall Model, Incremental Model, Evolutionary Model, Spiral Model.
Unit 1 Introduction to Embedded computing and ARM processorVenkat Ramanan C
INTRODUCTION TO EMBEDDED COMPUTING AND ARM PROCESSORS
Complex systems and microprocessors – Embedded system design process – Formalism for system design– Design example: Model train controller- ARM Processor Fundamentals- Instruction Set and Programming using ARM Processor.
Embedded System,
Real Time Operating System Concept
Architecture of kernel
Task
Task States
Task scheduler
ISR
Semaphores
Mailbox
Message queues
Pipes
Events
Timers
Memory management
Introduction to Ucos II RTOS
Study of kernel structure of Ucos II
Synchronization in Ucos II
Inter-task communication in Ucos II
Memory management in Ucos II
Porting of RTOS.
Introduction – Multiple tasks and multiple processes – Multirate systems- Preemptive realtime operating systems- Priority based scheduling- Interprocess communication mechanisms – Evaluating operating system performance- power optimization strategies for processes –Example Real time operating systems-POSIX-Windows CE. – Distributed embedded systems – MPSoCs and shared memory multiprocessors. – Design Example – Audio player, Engine control unit – Video accelerator.
Embedded Firmware Design and Development, and EDLCJuliaAndrews11
Embedded Firmware Design and Development – Firmware Design Approaches, Firmware
Development Languages. Integration of Embedded Hardware and Firmware.
Embedded Product Development Life Cycle – Objectives, Different Phases, Modeling Techniques
– Waterfall Model, Incremental Model, Evolutionary Model, Spiral Model.
Unit 1 Introduction to Embedded computing and ARM processorVenkat Ramanan C
INTRODUCTION TO EMBEDDED COMPUTING AND ARM PROCESSORS
Complex systems and microprocessors – Embedded system design process – Formalism for system design– Design example: Model train controller- ARM Processor Fundamentals- Instruction Set and Programming using ARM Processor.
Embedded System,
Real Time Operating System Concept
Architecture of kernel
Task
Task States
Task scheduler
ISR
Semaphores
Mailbox
Message queues
Pipes
Events
Timers
Memory management
Introduction to Ucos II RTOS
Study of kernel structure of Ucos II
Synchronization in Ucos II
Inter-task communication in Ucos II
Memory management in Ucos II
Porting of RTOS.
How to Measure RTOS Performance – Colin Walls
In the world of smart phones and tablet PCs memory might be cheap, but in the more constrained universe of deeply embedded devices, it is still a precious resource. This is one of the many reasons why most 16- and 32-bit embedded designs rely on the services of a scalable real-time operating system (RTOS). An RTOS allows product designers to focus on the added value of their solution while delegating efficient resource (memory, peripheral, etc.) management. In addition to footprint advantages, an RTOS operates with a degree of determinism that is an essential requirement for a variety of embedded applications. This paper takes a look at “typical” reported performance metrics for an RTOS in the embedded industry.
Challenges faced during embedded system design:
The challenges in design of embedded systems have always been in the same limiting requirements for decades: Small form factor; Low energy; Long-term stable performance without maintenance.
Intro to Token Engineering by Michael Zargham and Matthew Barlin of BlockScience at the global token engineering workshop during blockchain week NYC, May 2018.
How to Measure RTOS Performance – Colin Walls
In the world of smart phones and tablet PCs memory might be cheap, but in the more constrained universe of deeply embedded devices, it is still a precious resource. This is one of the many reasons why most 16- and 32-bit embedded designs rely on the services of a scalable real-time operating system (RTOS). An RTOS allows product designers to focus on the added value of their solution while delegating efficient resource (memory, peripheral, etc.) management. In addition to footprint advantages, an RTOS operates with a degree of determinism that is an essential requirement for a variety of embedded applications. This paper takes a look at “typical” reported performance metrics for an RTOS in the embedded industry.
Challenges faced during embedded system design:
The challenges in design of embedded systems have always been in the same limiting requirements for decades: Small form factor; Low energy; Long-term stable performance without maintenance.
Intro to Token Engineering by Michael Zargham and Matthew Barlin of BlockScience at the global token engineering workshop during blockchain week NYC, May 2018.
Webinar on Latency and throughput computation of automotive EE networkDeepak Shankar
This solution enables Architects to conduct trade-off on early planning, system sizing and network topology planning. This is part one in a three series that covers systems engineering exploration of Automotive EE Systems. technologies studied in this session include FlexRay, CAN, CAn_FD, TSN. Ethernet, ECU, Brake System, power Supply electronics, Li-Ion Batteries, ADAS and AUTOSAR.
Performance Evaluation using Blackboard Technique in Software ArchitectureEditor IJCATR
Validation of software systems is very useful at the primary stages of their development cycle. Evaluation of functional
requirements is supported by clear and appropriate approaches, but there is no similar strategy for evaluation of non-functional
requirements (such as performance). Whereas establishing the non-functional requirements have significant effect on success of
software systems, therefore considerable necessities are needed for evaluation of non-functional requirements. Also, if the software
performance has been specified based on performance models, may be evaluated at the primary stages of software development cycle.
Therefore, modeling and evaluation of non-functional requirements in software architecture level, that are designed at the primary
stages of software systems development cycle and prior to implementation, will be very effective.
We propose an approach for evaluate the performance of software systems, based on black board technique in software architecture
level. In this approach, at first, software architecture using blackboard technique is described by UML use case, activity and
component diagrams. then UML model is transformed to an executable model based on timed colored petri nets(TCPN)
Consequently, upon execution of an executive model and analysis of its results, non-functional requirements including performance
(such as response time) may be evaluated in software architecture level.
Towards a metamodel for the Rubus Component ModelAlessio Bucaioni
Presentation of the speech at ModComp, MODELS 2014, held in Valencia, Spain.
ICONS CREDITS
Magnifying Glass by Edward Boatman from The Noun Project
Time by Wayne Middleton from The Noun Project
Puzzle by Agarunov Oktay-Abraham from The Noun Project
Gears by Eugen Belyakoff from The Noun Project
Approaches to formal verification of ams designAmbuj Mishra
Masters thesis on Approaches to formal verification of analog and mixed signal designs presented in June 2016 at International Institute of Information Technology, Bangalore (IIITB).
Co-Simulation Interfacing Capabilities in Device-Level Power Electronic Circu...IJPEDS-IAES
Power electronic circuit simulation today has become increasingly more demanding in both
the speed and accuracy. Whilst almost every simulator has its own advantages and disadvantages,
co-simulations are becoming more prevalent. This paper provides an overview of
the co-simulation capabilities of device-level circuit simulators. More specifically, a listing
of device-level simulators with their salient features are compared and contrasted. The
co-simulation interfaces between several simulation tools are discussed. A case study is
presented to demonstrate the co-simulation between a device-level simulator (PSIM) interfacing
a system-level simulator (Simulink), and a finite element simulation tool (FLUX).
Results demonstrate the necessity and convenience as well as the drawbacks of such a comprehensive
simulation.
Using VisualSim Architect for Semiconductor System AnalysisDeepak Shankar
Mirabilis Design provides architecture exploration software for semiconductor, electronics and embedded software. Using this modeling and simulation solution, designers could trade-off power vs performance, partition into hardware-software, optimize for timing, minimize power consumption, functional analysis and evaluate the quality of the system in the event of a failure. The outcome of this early exploration is a highly validated specification, a reference design for prospective customers to evaluate and data for certification purposes.
VisualSim has a large library of components (stochastic, hardware, software, network and RTOS) that is used to assemble models of the entire system, extremely fast and handle level of abstraction from stochastic to timing-accurate. These models are simulated against workloads and use-cases and the generated reports are used to make architecture decisions.
EC8791-Embedded and Real Time Systems #7th Sem ECE #Embedded System Introduction # Embedded System Real Time Examples #Career opportunity in Embedded System Filed #Growth of Embedded System
HEAP SORT ILLUSTRATED WITH HEAPIFY, BUILD HEAP FOR DYNAMIC ARRAYS.
Heap sort is a comparison-based sorting technique based on Binary Heap data structure. It is similar to the selection sort where we first find the minimum element and place the minimum element at the beginning. Repeat the same process for the remaining elements.
Water billing management system project report.pdfKamal Acharya
Our project entitled “Water Billing Management System” aims is to generate Water bill with all the charges and penalty. Manual system that is employed is extremely laborious and quite inadequate. It only makes the process more difficult and hard.
The aim of our project is to develop a system that is meant to partially computerize the work performed in the Water Board like generating monthly Water bill, record of consuming unit of water, store record of the customer and previous unpaid record.
We used HTML/PHP as front end and MYSQL as back end for developing our project. HTML is primarily a visual design environment. We can create a android application by designing the form and that make up the user interface. Adding android application code to the form and the objects such as buttons and text boxes on them and adding any required support code in additional modular.
MySQL is free open source database that facilitates the effective management of the databases by connecting them to the software. It is a stable ,reliable and the powerful solution with the advanced features and advantages which are as follows: Data Security.MySQL is free open source database that facilitates the effective management of the databases by connecting them to the software.
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)MdTanvirMahtab2
This presentation is about the working procedure of Shahjalal Fertilizer Company Limited (SFCL). A Govt. owned Company of Bangladesh Chemical Industries Corporation under Ministry of Industries.
Saudi Arabia stands as a titan in the global energy landscape, renowned for its abundant oil and gas resources. It's the largest exporter of petroleum and holds some of the world's most significant reserves. Let's delve into the top 10 oil and gas projects shaping Saudi Arabia's energy future in 2024.
Welcome to WIPAC Monthly the magazine brought to you by the LinkedIn Group Water Industry Process Automation & Control.
In this month's edition, along with this month's industry news to celebrate the 13 years since the group was created we have articles including
A case study of the used of Advanced Process Control at the Wastewater Treatment works at Lleida in Spain
A look back on an article on smart wastewater networks in order to see how the industry has measured up in the interim around the adoption of Digital Transformation in the Water Industry.
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...ssuser7dcef0
Power plants release a large amount of water vapor into the
atmosphere through the stack. The flue gas can be a potential
source for obtaining much needed cooling water for a power
plant. If a power plant could recover and reuse a portion of this
moisture, it could reduce its total cooling water intake
requirement. One of the most practical way to recover water
from flue gas is to use a condensing heat exchanger. The power
plant could also recover latent heat due to condensation as well
as sensible heat due to lowering the flue gas exit temperature.
Additionally, harmful acids released from the stack can be
reduced in a condensing heat exchanger by acid condensation. reduced in a condensing heat exchanger by acid condensation.
Condensation of vapors in flue gas is a complicated
phenomenon since heat and mass transfer of water vapor and
various acids simultaneously occur in the presence of noncondensable
gases such as nitrogen and oxygen. Design of a
condenser depends on the knowledge and understanding of the
heat and mass transfer processes. A computer program for
numerical simulations of water (H2O) and sulfuric acid (H2SO4)
condensation in a flue gas condensing heat exchanger was
developed using MATLAB. Governing equations based on
mass and energy balances for the system were derived to
predict variables such as flue gas exit temperature, cooling
water outlet temperature, mole fraction and condensation rates
of water and sulfuric acid vapors. The equations were solved
using an iterative solution technique with calculations of heat
and mass transfer coefficients and physical properties.
Student information management system project report ii.pdfKamal Acharya
Our project explains about the student management. This project mainly explains the various actions related to student details. This project shows some ease in adding, editing and deleting the student details. It also provides a less time consuming process for viewing, adding, editing and deleting the marks of the students.
The Internet of Things (IoT) is a revolutionary concept that connects everyday objects and devices to the internet, enabling them to communicate, collect, and exchange data. Imagine a world where your refrigerator notifies you when you’re running low on groceries, or streetlights adjust their brightness based on traffic patterns – that’s the power of IoT. In essence, IoT transforms ordinary objects into smart, interconnected devices, creating a network of endless possibilities.
Here is a blog on the role of electrical and electronics engineers in IOT. Let's dig in!!!!
For more such content visit: https://nttftrg.com/
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Dr.Costas Sachpazis
Terzaghi's soil bearing capacity theory, developed by Karl Terzaghi, is a fundamental principle in geotechnical engineering used to determine the bearing capacity of shallow foundations. This theory provides a method to calculate the ultimate bearing capacity of soil, which is the maximum load per unit area that the soil can support without undergoing shear failure. The Calculation HTML Code included.
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesChristina Lin
Traditionally, dealing with real-time data pipelines has involved significant overhead, even for straightforward tasks like data transformation or masking. However, in this talk, we’ll venture into the dynamic realm of WebAssembly (WASM) and discover how it can revolutionize the creation of stateless streaming pipelines within a Kafka (Redpanda) broker. These pipelines are adept at managing low-latency, high-data-volume scenarios.
Understanding Inductive Bias in Machine LearningSUTEJAS
This presentation explores the concept of inductive bias in machine learning. It explains how algorithms come with built-in assumptions and preferences that guide the learning process. You'll learn about the different types of inductive bias and how they can impact the performance and generalizability of machine learning models.
The presentation also covers the positive and negative aspects of inductive bias, along with strategies for mitigating potential drawbacks. We'll explore examples of how bias manifests in algorithms like neural networks and decision trees.
By understanding inductive bias, you can gain valuable insights into how machine learning models work and make informed decisions when building and deploying them.
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERSveerababupersonal22
It consists of cw radar and fmcw radar ,range measurement,if amplifier and fmcw altimeterThe CW radar operates using continuous wave transmission, while the FMCW radar employs frequency-modulated continuous wave technology. Range measurement is a crucial aspect of radar systems, providing information about the distance to a target. The IF amplifier plays a key role in signal processing, amplifying intermediate frequency signals for further analysis. The FMCW altimeter utilizes frequency-modulated continuous wave technology to accurately measure altitude above a reference point.
2. UNIT- 4
SYSTEM DESIGN
TECHNIQUES AND
NETWORKS
Prepared by,
S. Rajalakshmi
Assistant Professor/ECE
RMK College of Engineering and Technology
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
3. Design methodologies
Design flows
Requirement Analysis
Specifications
System analysis and architecture design
Quality Assurance techniques
Distributed embedded systems
MPSoCs and shared memory multiprocessors.
UNIT IV SYSTEM DESIGN TECHNIQUES AND
NETWORKS
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
4. In this chapter we consider the techniques required to create
complex embedded systems.
Thus far, our design examples have been small so that important
concepts can be conveyed relatively simply.
However, most real embedded system designs are inherently
complex, given that their functional specifications are rich and they
must obey multiple other requirements on cost, performance, and
so on.
We need methodologies to help guide our design decisions when
designing large systems.
INTRODUCTION
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
5. The obvious goal of a design process is to create a product that does
something useful. Typical specifications for a product will include
functionality (e.g., cell phone),
manufacturing cost (must have a retail price below $200),
Performance (must power up within 3 s),
power consumption (must run for 12 h on two AA batteries), or
other properties.
a design process has several important goals beyond function,
performance, and power. Three of these goals are summarized
below.
■ Time-to-market
-beat competitors to market
■ Design cost
■ Quality
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
6. Design flow
• Design flow: sequence of steps in a design
methodology.
• May be partially or fully automated.
– Use tools to transform, verify design.
• Design flow is one component of
methodology. Methodology also includes
management organization, etc.
• Models
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
7. 1. Waterfall model
• Early model for software development:
requirements
architecture
coding
testing
maintenance
Introduced by Royce , the first model proposed for the software
development process.
The waterfall model gets its name from the largely one-way flow of
work and information from higher levels of abstraction to more detailed
design steps
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
9. Successive refinement model
specify
architect
design
build
test
initial system
specify
architect
design
build
test
refined system
The system is built several times. A first system is used as a rough prototype,
and successive models of the system are further refined.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
10. Hardware/software design flow
requirements and
specification
architecture
hardware design software design
integration
testing
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
11. Co-design methodology
• Must architect hardware and software
together:
– provide sufficient resources;
– avoid software bottlenecks.
• Can build pieces somewhat independently,
but integration is major step.
• Also requires bottom-up feedback.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
12. Hierarchical design flow
• Embedded systems must be designed across
multiple levels of abstraction:
– system architecture;
– hardware and software systems;
– hardware and software components.
• Often need design flows within design flows.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
13. A hierarchical design flow for an
embedded system.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
14. Concurrent engineering techniques
• Cross-functional teams.
• Concurrent product realization.
• Incremental information sharing.
• Integrated product management.
• Early and continual supplier involvement
• Early and continual customer focus
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
15. AT&T PBX concurrent engineering
• Benchmark against competitors.
• Identify breakthrough improvements.
• Characterize current process.
• Create new process.
• Verify new process.
• Implement.
• Measure results and improve.
EX: Concurrent engineering applied to
telephone systems
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
18. Requirements analysis
• Requirements: informal description of what
customer wants.
• Specification: precise description of what design
team should deliver.
• The overall goal of creating a requirements
document is effective communication between
the customers and the designers. The designers
should know what they are expected to design
for the customers
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
19. Types of requirements
• Functional: input/output relationships.( FFT )
• Non-functional:
– timing;
– power consumption;
– manufacturing cost;
– physical size;
– time-to-market;
– reliability.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
20. Setting requirements
• Customer interviews.
• Comparison with competitors.
• Sales feedback.
• Mock-ups, prototypes.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
21. Specifications
• Capture functional and non-functional
properties:
– verify correctness of spec;
– compare spec to implementation.
• Many specification styles:
– control-oriented vs. data-oriented;
– textual vs. graphical.
• UML is one specification/design language.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
22. 1.SDL
• State machine specification
language is the SDL language
which was developed by the
communications industry for
specifying communication
protocols, telephone systems,
and so forth.
• Event-oriented state machine
model.
telephone
on-hook
dial tone
caller goes
off-hook
caller gets
dial tone
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
23. The SDL specification language
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
24. 2.State charts
• Ancestor of UML state diagrams.
• Provided composite states:
– OR states;
– AND states.
• Composite states reduce the size of the state
transition graph.
Other techniques can be used to eliminate clutter and clarify the
important structure of a state-based specification. The State chart is
one well-known technique for state-based specification
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
26. 3. AND-OR tables
• Alternate way of specifying complex conditions:
cond1 T -
cond2 - T
cond3 - F
AND
OR
Leveson et al. [Lev94] used a different format, the AND/OR table,
to describe similar relationships between states
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
27. TCAS II specification
• TCAS II: aircraft collision avoidance system.
• Monitors aircraft and air traffic info.
• Provides audio warnings and directives to
avoid collisions.
• Leveson et al used RMSL language to capture
the TCAS specification.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
30. System analysis and architecture design
• In this section we consider how to turn a
specification into an architecture design.
• we look at how to get a handle on the overall
system architecture.
• The CRC card methodology is a well-known and
useful way to help analyze a system’s structure.
• It is particularly well suited to object-oriented
design since it encourages the encapsulation of
data and functions.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
31. CRC cards
• The acronym CRC stands for the following
three major items that the methodology tries
to identify: CRC:
– Classes;
– Responsibilities of each class;
– Collaborators are other classes that work with a
class.
• Team-oriented methodology.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
32. CRC card format
Class name:
Superclasses:
Subclasses:
Responsibilities: Collaborators:
Class name:
Class’s function:
Attributes:
front back
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
33. CRC methodology, cont’d.
• Walk through scenarios.
– See what works and doesn’t work.
• Refine the classes, responsibilities, and
collaborators.
• Add class relatoinships:
– superclass, subclass.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
34. EX: CRC cards for elevator
• Real-world classes:
– elevator car, passenger, floor control, car control,
car sensor.
• Architectural classes: car state, floor control
reader, car control reader, car control sender,
scheduler.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
35. Quality Assurance
The quality of a product or service can be judged by how well it
satisfies its intended function.
The quality assurance (QA) process is vital for the delivery of a
satisfactory System.
In this section we will concentrate on portions of the methodology
particularly aimed at improving the quality of the resulting system.
“The pursuit of quality extends throughout the design flow.”
For example, settling on the proper requirements and
specification cannot be overlooked as an important determinant of
quality.
Quality assurance (QA) makes sure that all stages of the design
process help to deliver a quality product.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
36. Quality Assurance (QA)
( EX: The Therac-25 medical imaging system)
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
37. Therac-25 Medical Imager
(Leveson and Turner)
• Six known accidents: radiation overdoses
leading to death and serious injury.
• Radiation gun controlled by PDP-11 mini
computer.
• Four major software components:
– stored data;
– scheduler;
– set of tasks;
– interrupt services.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
38. Therac-25 tasks
• Treatment monitor controlled and monitored
setup and delivery of treatment in eight
phases.
• Servo task controlled radiation gun.
• Housekeeper task took care of status
interlocks and limit checks.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
39. Treatment monitor task
• Treat was main monitor task.
– Eight subroutines.
– Treat rescheduled itself after every subroutine.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
40. Software timing race
• Timing-dependent use of mode and energy:
– if keyboard handler sets completion behavior
before operator changes mode/energy data,
Datent task will not detect the change, but Hand
task will.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
41. Software timing errors
• Changes to parameters made by operator may
show on screen but not be sensed by Datent
task.
• One accident caused by entering
mode/energy, changing mode/energy,
returning to command line in 8 seconds.
• Skilled operators typed faster, more likely to
exercise bug.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
42. Leveson and Turner observations
• Performed limited safety analysis: guessed at
error probabilities, etc.
• Did not use mechanical backups to check
machine operation.
• Used overly complex programs written in
unreliable styles.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
44. requirements
bug
Verification
• Verification and testing are important
throughout the design flow.
• Early bugs are more expensive to fix:
time
costtofix
coding bug
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
45. Verifying requirements and
specification
• Requirements:
– prototypes;
– prototyping languages;
– pre-existing systems.
• Specifications:
– usage scenarios;
– formal techniques.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
46. Design review
• Uses meetings to catch design flaws.
– Simple, low-cost.
– Proven by experiments to be effective.
• Use other people in the project/company to
help spot design problems.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
47. Design review players
• Designers: present design to rest of team,
make changes.
• Review leader: coordinates process.
• Review scribe: takes notes of meetings.
• Review audience: looks for bugs.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
48. Before the design review
• Design team prepares documents used to
describe the design.
• Leader recruits audience, coordinates
meetings, distributes handouts, etc.
• Audience members familiarize themselves
with the documents before they go to the
meeting.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
49. Design review meeting
• Leader keeps meeting moving; scribe takes
notes.
• Designers present the design:
– use handouts;
– explain what is going on;
– go through details.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
50. Design review audience
• Look for any problems:
– Is the design consistent with the specification?
– Is the interface correct?
– How well is the component’s internal architecture
designed?
– Did they use good design/coding practices?
– Is the testing strategy adequate?
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
51. Follow-up
• Designers make suggested changes.
– Document changes.
• Leader checks on results of changes, may
distribute to audience for further review or
additional reviews.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
52. Measurements
• Measurements help ground our beliefs:
– Do our practices really work?
– Do they work where we think they work?
• Types of measurements:
– bugs found at different stages of design;
– bugs as a function of time;
– bugs in different types of components;
– how bugs are found.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
54. Distributed or networked embedded systems
Networks
Interconnection of computers to share software, hardware, data
through a communication medium between them.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
55. Need to have networks in Embedded Systems
Many embedded computing systems have more than 1 CPU ,
to use such systems we need networks to connect processor,
memory and devices
NODE
CLUSTER
DISTRIBUTED EMBEDDED SYSTEM
Single task is divided among multiple processors to achieve
common goals.
Processing elements (PEs) (either microprocessors orASICs)
are connected by a network that allows them to
communicate.
Facebook, Google S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
57. Why distributed?
• Higher performance at lower cost.
• Real time performance
• Power consumption
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
60. Network abstractions
• International Standards Organization (ISO)
developed the Open Systems Interconnection (OSI)
model to describe networks:
– 7-layer model.
• Provides a standard way to classify network
components and operations.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
61. OSI model
physical mechanical, electrical
data link reliable data transport
network end-to-end service
transport connections
presentation data format
session application dialog control
application end-use interface
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
62. OSI layers
• Physical: connectors, bit formats, etc.
• Data link: error detection and control across a single
link (single hop).
• Network: end-to-end multi-hop data
communication.
• Transport: provides connections; may optimize
network resources.
• Session: services for end-user applications: data
grouping, checkpointing, etc.
• Presentation: data formats, transformation services.
• Application: interface between network and end-
user programs. S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
63. Point-to-point networks
• One source, one or more destinations, no data
switching (serial port):
PE 1 PE 2 PE 3
link 1 link 2
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
64. Bus networks
• Common physical connection:
PE 1 PE 2 PE 3 PE 4
header address data ECC packet format
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
65. CAN BUS
Controlled Area Network
Developed by BOSCH for automotive electronics
Low cost, minimum wires,
Serial communication
Multimaster Multislave
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
75. I2C Bus
Inter Integrated Circuit
Serial communication
Synchronous communication
2 wire (SCL-clock,SDL-data) communication
I2C electrical interface
Open collector interface
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
80. Ethernet
• Dominant non-telephone LAN.
• Versions: 10 Mb/s, 100 Mb/s, 1 Gb/s
• Goal: reliable communication over an
unreliable medium.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
81. Ethernet topology
• Bus-based system, several possible physical
layers:
A B C
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
82. CSMA/CD
• Carrier sense multiple access with collision
detection:
– sense collisions;
– exponentially back off in time;
– retransmit.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
85. Ethernet performance
• Quality-of-service tends to non-linearly
decrease at high load levels.
• Can’t guarantee real-time deadlines. However,
may provide very good service at proper load
levels.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
86. Fieldbus
• Used for industrial control and
instrumentation---factories, etc.
• H1 standard based on 31.25 MB/s twisted pair
medium.
• High Speed Ethernet (HSE) standard based on
100 Mb/s Ethernet.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
87. Multiprocessors
• Why multiprocessors?
• CPUs and accelerators.
• Multiprocessor performance analysis.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
88. Why multiprocessors?
• Better cost/performance.
– Match each CPU to its tasks or use custom logic
(smaller, cheaper).
– CPU cost is a non-linear function of performance.
cost
performance
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
89. Why multiprocessors? cont’d.
• Better real-time performance.
– Put time-critical functions on less-loaded
processing elements.
– Remember RMS utilization---extra CPU cycles
must be reserved to meet deadlines.
cost
performance
deadline
deadline w.
RMS overhead
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
91. Why multiprocessors? cont’d.
• Good for processing I/O in real-time.
• May consume less energy.
• May be better at streaming data.
• May not be able to do all the work on even
the largest single CPU.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
92. Accelerated systems
• Use additional computational unit dedicated
to some functions?
– Hardwired logic.
– Extra CPU.
• Hardware/software co-design: joint design of
hardware and software architectures.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
93. Accelerator vs. co-processor
• A co-processor executes instructions.
– Instructions are dispatched by the CPU.
• An accelerator appears as a device on the bus.
– The accelerator is controlled by registers.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
94. Accelerator implementations
• Application-specific integrated circuit.
• Field-programmable gate array (FPGA).
• Standard component.
– Example: graphics processor.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
95. System design tasks
• Design a heterogeneous multiprocessor
architecture.
– Processing element (PE): CPU, accelerator, etc.
• Program the system.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
96. Accelerated system design
• First, determine that the system really needs
to be accelerated.
– How much faster is the accelerator on the core
function?
– How much data transfer overhead?
• Design the accelerator itself.
• Design CPU interface to accelerator.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
97. Accelerated system platforms
• Several off-the-shelf boards are available for
acceleration in PCs:
– FPGA-based core;
– PC bus interface.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
98. Accelerator/CPU interface
• Accelerator registers provide control registers
for CPU.
• Data registers can be used for small data
objects.
• Accelerator may include special-purpose
read/write logic.
– Especially valuable for large data transfers.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
99. Accelerator speedup
• Critical parameter is speedup: how much
faster is the system with the accelerator?
• Must take into account:
– Accelerator execution time.
– Data transfer time.
– Synchronization with the master CPU.
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
100. Accelerator execution time
• Total accelerator execution time:
– taccel = tin + tx + tout
Data input
Accelerated
computation
Data output
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
101. Accelerator speedup
• Assume loop is executed n times.
• Compare accelerated system to non-
accelerated system:
– S = n(tCPU - taccel)
– = n[tCPU - (tin + tx + tout)]
Execution time on CPU
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
103. Agenda
• Introduction .
• What is SoC ?
• SoC characteristics .
• Benefits and drawbacks .
• Solution .
• Major SoC Applications .
• Summary .
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
104. Introduction
• Technological Advances
– today’s chip can contains 100M transistors .
– transistor gate lengths are now in term of nano meters .
– approximately every 18 months the number of transistors on a
chip doubles – Moore’s law .
• The Consequences
– components connected on a Printed Circuit Board can now be
integrated onto single chip .
– hence the development of System-On-Chip design .
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
105. Agenda
• Introduction .
• What is SoC ?
• SoC characteristics .
• Benefits and drawbacks .
• Solution .
• Major SoC Applications .
• Summary .
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
106. What is SoC ?
People A:
The VLSI manufacturing technology advances has made possible to put
millions of transistors on a single die. It enables designers to put systems-
on-a-chip that move everything from the board onto the chip eventually.
People B:
SoC is a high performance microprocessor, since we can program
and give instruction to the uP to do whatever you want to do.
People C:
SoC is the efforts to integrate heterogeneous or different types of silicon
IPs on to the same chip, like memory, uP, random logics, and analog
circuitry.
All of the above are partially right, but not very accurate!!!
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
107. What is SoC ?
SoC not only chip, but more on “system”.
SoC = Chip + Software + Integration
The SoC chip includes:
Embedded processor
ASIC Logics and analog circuitry
Embedded memory
The SoC Software includes:
OS, compiler, simulator, firmware, driver, protocol stackIntegrated
development environment (debugger, linker, ICE)Application interface
(C/C++, assembly)
The SoC Integration includes :
The whole system solution
Manufacture consultant
Technical Supporting
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
108. Agenda
• Introduction .
• What is SoC ?
• SoC characteristics .
• Benefits and drawbacks .
• Solution .
• Major SoC Applications .
• Summary .
S. Rajalakshmi AP/ECE, RMKCET
EC6703-Embedded and Real Time Systems
109. System on Chip architecture
Top Level Design
Unit Block Design
Integration and Synthesis
Trial Netlists
System Level Verification
Timing Convergence
& Verification
Fabrication
DVT
DVT Prep
6 12 12 4 14 ?? 5 8 Time in Weeks
Time to Mask order48
61
Unit Block Verification
ASIC Typical Design Steps • Typical ASIC
design can take
up to two years
to complete
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
110. System on Chip architecture
Top Level Design
Unit Block Design
Integration and Synthesis
Trial Netlists
System Level Verification
Timing Convergence
& Verification
Fabrication
DVT
DVT Prep
4 14 5 4
Time in Weeks
Time to Mask order24
33
Unit Block Verification
4 2
• With increasing Complexity of IC’s
and decreasing Geometry, IC Vendor
steps of Placement, Layout and
Fabrication are unlikely to be greatly
reduced
• In fact there is a greater risk that
Timing Convergence steps will
involve more iteration.
• Need to reduce time before Vendor
Steps.
• Need to consider Layout issues up-
front.
SoC Typical Design Steps
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
111. System on Chip interconnection
• Design reuse is facilitated if “standard” internal
connection buses are used .
• All cores connect to the bus via a standard
interface .
• Any-to-any connections easy but …
– Not all connections are necessary .
– Global clocking scheme .
– Power consumption .
• Standardization is being addressed by the Virtual
Socket Interface Alliance (VSIA)
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
112. System on Chip interconnection
• AMBA (Advanced Microcontroller Bus
Architecture) is a collection of buses from ARM
for satisfying a range of different criteria.
• APB (Advanced Peripheral Bus): simple strobed-
access bus with minimal interface complexity.
Suitable for hosting peripherals.
• ASB (Advanced System Bus): a multimaster
synchronous system bus.
• AHB (Advanced High Performance Bus): a high-
throughput synchronous system backbone. Burst
transfers and split transactions.
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
113. System on Chip cores
• One solution to the design productivity gap is
to make ASIC designs more standardized by
reusing segments of previously manufactured
chips.
• These segments are known as “blocks”,
“macros”, “cores” or “cells”.
• The blocks can either be developed in-house or
licensed from an IP company.
• Cores are the basic building blocks .
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
114. System on Chip cores
• Soft Macro
– Reusable synthesizable RTL or netlist of generic library elements
– User of the core is responsible for the implementation and layout
• Firm Macro
– Structurally and topologically optimized for performance and area
through floor planning and placement
– Exist as synthesized code or as a netlist of generic library elements
• Hard Macro
– Reusable blocks optimized for performance, power, size and mapped to
a specific process technology
– Exist as fully placed and routed netlist and as a fixed layout such as in
GDSII format .
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
115. System on Chip cores
Reusability
portability
flexibility
Predictability, performance, time to market
Soft
core
Firm
core
Hard
core
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
116. System on Chip cores
• Locating the required cores and associated
contract discussions can be a lengthy process
– Identification of IP vendors
– Evaluation criteria
– Comparative evaluation exercise
– Choice of core
– Contract negotiations
• Reuse restrictions
• Costs: license, royalty, tool costs
– Core integration, simulation and verification
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
117. Agenda
• Introduction .
• What is SoC ?
• SoC characteristics .
• Benefits and drawbacks .
• Solution .
• Major SoC Applications .
• Summary .
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
118. The Benefits
• There are several benefits in integrating a large
digital system into a single integrated circuit .
• These include
– Lower cost per gate .
– Lower power consumption .
– Faster circuit operation .
– More reliable implementation .
– Smaller physical size .
– Greater design security .
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
119. The Drawbacks
• The principle drawbacks of SoC design are
associated with the design pressures imposed
on today’s engineers , such as :
– Time-to-market demands .
– Exponential fabrication cost .
– Increased system complexity .
– Increased verification requirements .
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
121. Agenda
• Introduction .
• What is SoC ?
• SoC characteristics .
• Benefits and drawbacks .
• Solution .
• Major SoC Applications .
• Summary .
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
122. Solution is Design Re-use
• Overcome complexity and verification issues by designing
Intellectual Property (IP) to be re-usable .
• Done on such a scale that a new industry has been developed.
• Design activity is split into two groups:
– IP Authors – producers .
– IP Integrators – consumers .
• IP Authors produce fully verified IP libraries
– Thus making overall verification task more manageable
• IP Integrators select, evaluate, integrate IP from multiple
vendors
– IP integrated onto Integration Platform designed with
specific application in mind
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
123. Agenda
• Introduction .
• What is SoC ?
• SoC characteristics .
• Benefits and drawbacks .
• Solution .
• Major SoC Applications .
• Summary .
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
124. Major SoC Applications
• Speech Signal Processing .
• Image and Video Signal Processing .
• Information Technologies
– PC interface (USB, PCI,PCI-Express, IDE,..etc)
Computer peripheries (printer control, LCD monitor
controller, DVD controller,.etc) .
• Data Communication
– Wireline Communication: 10/100 Based-T, xDSL,
Gigabit Ethernet,.. Etc
– Wireless communication: BlueTooth, WLAN,
2G/3G/4G, WiMax, UWB, …,etc
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
125. Agenda
• Introduction .
• What is SoC ?
• SoC characteristics .
• Benefits and drawbacks .
• Solution .
• Major SoC Applications .
• Summary .
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems
126. Summary
• Technological advances mean that complete systems
can now be implemented on a single chip .
• The benefits that this brings are significant in terms of
speed , area and power .
• The drawbacks are that these systems are extremely
complex requiring amounts of verification .
• The solution is to design and verify re-useable IP .
S. Rajalakshmi AP/ECE, RMKCET EC6703-Embedded and Real Time Systems