SlideShare a Scribd company logo
1 of 6
Course : BCA
Year: 2nd year
Session :2018-2019
Section : A
Presented By : Manvi Gautam
Presented To: Mr . Asheesh Pandey Sir
The term ”pipeline” means the flow of information.
Pipeline is a technique to divide a sequential process into
sub-process which are executed in a special dedicated
segments that operates concurrently with all other
segments .The next segment in pipeline then , uses the
result obtained from the computation in previous segments,
when data have passed through all segments , find result is
obtained.
Note : overlapping of computation is made possible by
associating a register with each segment in the pipeline.
Arithmetic pipelines are usually found in most of the computers. They are used for
floating point operations, multiplication of fixed point numbers etc. For example:
The input to the Floating Point Adder pipeline :
X = A*2^a
Y = B*2^b
Here A and B are mantissas , while a and b are exponents and 2 is radix.
The floating point addition and subtraction is done in 4 parts:
1. Compare the exponents.
2.Align the mantissas.
3.Add or subtract mantissas
4 .Produce the result.
Registers are used for storing the intermediate results between the above
operations.
Arithmetic pipeline for floating point add/subtract
operations
Reduced Instruction Set Computer(RISC) .
The main characteristics of RISC pipeline is to use an efficient
instruction pipeline . In case of RISC pipeline, the instruction
pipeline can be implemented with only two or three segments
where segments 1 fetches the instruction from the memory .
Segment 2 executes the instruction in the ALU. And segment
3 may be used to store the results of the ALU operation in a
particular register.
Arithmetic and RISC pipeline

More Related Content

What's hot

memory Interleaving and low order interleaving and high interleaving
memory Interleaving and low order interleaving and high interleavingmemory Interleaving and low order interleaving and high interleaving
memory Interleaving and low order interleaving and high interleaving
Jawwad Rafiq
 
Cache coherence
Cache coherenceCache coherence
Cache coherence
Employee
 
Content addressable network(can)
Content addressable network(can)Content addressable network(can)
Content addressable network(can)
Amit Dahal
 

What's hot (20)

Register Reference Instructions | Computer Science
Register Reference Instructions | Computer ScienceRegister Reference Instructions | Computer Science
Register Reference Instructions | Computer Science
 
pipelining
pipeliningpipelining
pipelining
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer language
 
memory Interleaving and low order interleaving and high interleaving
memory Interleaving and low order interleaving and high interleavingmemory Interleaving and low order interleaving and high interleaving
memory Interleaving and low order interleaving and high interleaving
 
Types of Instruction Format
Types of Instruction FormatTypes of Instruction Format
Types of Instruction Format
 
Modes of transfer - Computer Organization & Architecture - Nithiyapriya Pasav...
Modes of transfer - Computer Organization & Architecture - Nithiyapriya Pasav...Modes of transfer - Computer Organization & Architecture - Nithiyapriya Pasav...
Modes of transfer - Computer Organization & Architecture - Nithiyapriya Pasav...
 
Pipelining
PipeliningPipelining
Pipelining
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference Instructions
 
Cache coherence
Cache coherenceCache coherence
Cache coherence
 
Principal Sources of Optimization in compiler design
Principal Sources of Optimization in compiler design Principal Sources of Optimization in compiler design
Principal Sources of Optimization in compiler design
 
Interrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.kInterrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.k
 
3 4- computer organization and archietecture- COA- CO- Computer organization
3 4- computer organization and archietecture- COA- CO- Computer organization3 4- computer organization and archietecture- COA- CO- Computer organization
3 4- computer organization and archietecture- COA- CO- Computer organization
 
Datapath Design of Computer Architecture
Datapath Design of Computer ArchitectureDatapath Design of Computer Architecture
Datapath Design of Computer Architecture
 
Distributed process and scheduling
Distributed process and scheduling Distributed process and scheduling
Distributed process and scheduling
 
Timing and control circuit
Timing and control circuitTiming and control circuit
Timing and control circuit
 
Methods for handling deadlocks
Methods for handling deadlocksMethods for handling deadlocks
Methods for handling deadlocks
 
Advanced computer architecture
Advanced computer architectureAdvanced computer architecture
Advanced computer architecture
 
Content addressable network(can)
Content addressable network(can)Content addressable network(can)
Content addressable network(can)
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
 

Similar to Arithmetic and RISC pipeline

Porto_intern_report
Porto_intern_reportPorto_intern_report
Porto_intern_report
Harsh Ranjan
 
Chap3 flow charts
Chap3 flow chartsChap3 flow charts
Chap3 flow charts
amit139
 

Similar to Arithmetic and RISC pipeline (20)

Smith waterman algorithm parallelization
Smith waterman algorithm parallelizationSmith waterman algorithm parallelization
Smith waterman algorithm parallelization
 
High –Speed Implementation of Design and Analysis by Using Parallel Prefix Ad...
High –Speed Implementation of Design and Analysis by Using Parallel Prefix Ad...High –Speed Implementation of Design and Analysis by Using Parallel Prefix Ad...
High –Speed Implementation of Design and Analysis by Using Parallel Prefix Ad...
 
06 - HAMS implementation
06 - HAMS implementation06 - HAMS implementation
06 - HAMS implementation
 
pipeline in computer architecture design
pipeline in computer architecture  designpipeline in computer architecture  design
pipeline in computer architecture design
 
IJET-V2I6P12
IJET-V2I6P12IJET-V2I6P12
IJET-V2I6P12
 
Porto_intern_report
Porto_intern_reportPorto_intern_report
Porto_intern_report
 
Static Analysis of Computer programs
Static Analysis of Computer programs Static Analysis of Computer programs
Static Analysis of Computer programs
 
COMPARISON ANALYSIS OF 16-BIT ADDERS
COMPARISON ANALYSIS OF 16-BIT ADDERSCOMPARISON ANALYSIS OF 16-BIT ADDERS
COMPARISON ANALYSIS OF 16-BIT ADDERS
 
Parallel Adder
Parallel Adder Parallel Adder
Parallel Adder
 
Pipelining in Computer System Achitecture
Pipelining in Computer System AchitecturePipelining in Computer System Achitecture
Pipelining in Computer System Achitecture
 
pipelining ppt.pdf
pipelining ppt.pdfpipelining ppt.pdf
pipelining ppt.pdf
 
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIERMini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
 
Design and implementation of Closed Loop Control of Three Phase Interleaved P...
Design and implementation of Closed Loop Control of Three Phase Interleaved P...Design and implementation of Closed Loop Control of Three Phase Interleaved P...
Design and implementation of Closed Loop Control of Three Phase Interleaved P...
 
a technical review of efficient and high speed adders for vedic multipliers
a technical review of efficient and high speed adders for vedic multipliersa technical review of efficient and high speed adders for vedic multipliers
a technical review of efficient and high speed adders for vedic multipliers
 
Ramya Project
Ramya ProjectRamya Project
Ramya Project
 
A Dependent Set Based Approach for Large Graph Analysis
A Dependent Set Based Approach for Large Graph AnalysisA Dependent Set Based Approach for Large Graph Analysis
A Dependent Set Based Approach for Large Graph Analysis
 
RESEARCH PAPER ARPIT
RESEARCH PAPER ARPITRESEARCH PAPER ARPIT
RESEARCH PAPER ARPIT
 
Chap3 flow charts
Chap3 flow chartsChap3 flow charts
Chap3 flow charts
 
High Speed Signed multiplier for Digital Signal Processing Applications
High Speed Signed multiplier for Digital Signal Processing ApplicationsHigh Speed Signed multiplier for Digital Signal Processing Applications
High Speed Signed multiplier for Digital Signal Processing Applications
 
C Programming Lab manual 18CPL17
C Programming Lab manual 18CPL17C Programming Lab manual 18CPL17
C Programming Lab manual 18CPL17
 

Recently uploaded

Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..
MaherOthman7
 
21P35A0312 Internship eccccccReport.docx
21P35A0312 Internship eccccccReport.docx21P35A0312 Internship eccccccReport.docx
21P35A0312 Internship eccccccReport.docx
rahulmanepalli02
 
electrical installation and maintenance.
electrical installation and maintenance.electrical installation and maintenance.
electrical installation and maintenance.
benjamincojr
 

Recently uploaded (20)

History of Indian Railways - the story of Growth & Modernization
History of Indian Railways - the story of Growth & ModernizationHistory of Indian Railways - the story of Growth & Modernization
History of Indian Railways - the story of Growth & Modernization
 
Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..
 
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxUNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptx
 
analog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptxanalog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptx
 
Adsorption (mass transfer operations 2) ppt
Adsorption (mass transfer operations 2) pptAdsorption (mass transfer operations 2) ppt
Adsorption (mass transfer operations 2) ppt
 
21P35A0312 Internship eccccccReport.docx
21P35A0312 Internship eccccccReport.docx21P35A0312 Internship eccccccReport.docx
21P35A0312 Internship eccccccReport.docx
 
The Entity-Relationship Model(ER Diagram).pptx
The Entity-Relationship Model(ER Diagram).pptxThe Entity-Relationship Model(ER Diagram).pptx
The Entity-Relationship Model(ER Diagram).pptx
 
engineering chemistry power point presentation
engineering chemistry  power point presentationengineering chemistry  power point presentation
engineering chemistry power point presentation
 
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdfInvolute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
 
handbook on reinforce concrete and detailing
handbook on reinforce concrete and detailinghandbook on reinforce concrete and detailing
handbook on reinforce concrete and detailing
 
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdfInstruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
 
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
 
Interfacing Analog to Digital Data Converters ee3404.pdf
Interfacing Analog to Digital Data Converters ee3404.pdfInterfacing Analog to Digital Data Converters ee3404.pdf
Interfacing Analog to Digital Data Converters ee3404.pdf
 
Worksharing and 3D Modeling with Revit.pptx
Worksharing and 3D Modeling with Revit.pptxWorksharing and 3D Modeling with Revit.pptx
Worksharing and 3D Modeling with Revit.pptx
 
Intro to Design (for Engineers) at Sydney Uni
Intro to Design (for Engineers) at Sydney UniIntro to Design (for Engineers) at Sydney Uni
Intro to Design (for Engineers) at Sydney Uni
 
Fuzzy logic method-based stress detector with blood pressure and body tempera...
Fuzzy logic method-based stress detector with blood pressure and body tempera...Fuzzy logic method-based stress detector with blood pressure and body tempera...
Fuzzy logic method-based stress detector with blood pressure and body tempera...
 
electrical installation and maintenance.
electrical installation and maintenance.electrical installation and maintenance.
electrical installation and maintenance.
 
NO1 Best Powerful Vashikaran Specialist Baba Vashikaran Specialist For Love V...
NO1 Best Powerful Vashikaran Specialist Baba Vashikaran Specialist For Love V...NO1 Best Powerful Vashikaran Specialist Baba Vashikaran Specialist For Love V...
NO1 Best Powerful Vashikaran Specialist Baba Vashikaran Specialist For Love V...
 
Working Principle of Echo Sounder and Doppler Effect.pdf
Working Principle of Echo Sounder and Doppler Effect.pdfWorking Principle of Echo Sounder and Doppler Effect.pdf
Working Principle of Echo Sounder and Doppler Effect.pdf
 
Autodesk Construction Cloud (Autodesk Build).pptx
Autodesk Construction Cloud (Autodesk Build).pptxAutodesk Construction Cloud (Autodesk Build).pptx
Autodesk Construction Cloud (Autodesk Build).pptx
 

Arithmetic and RISC pipeline

  • 1. Course : BCA Year: 2nd year Session :2018-2019 Section : A Presented By : Manvi Gautam Presented To: Mr . Asheesh Pandey Sir
  • 2. The term ”pipeline” means the flow of information. Pipeline is a technique to divide a sequential process into sub-process which are executed in a special dedicated segments that operates concurrently with all other segments .The next segment in pipeline then , uses the result obtained from the computation in previous segments, when data have passed through all segments , find result is obtained. Note : overlapping of computation is made possible by associating a register with each segment in the pipeline.
  • 3. Arithmetic pipelines are usually found in most of the computers. They are used for floating point operations, multiplication of fixed point numbers etc. For example: The input to the Floating Point Adder pipeline : X = A*2^a Y = B*2^b Here A and B are mantissas , while a and b are exponents and 2 is radix. The floating point addition and subtraction is done in 4 parts: 1. Compare the exponents. 2.Align the mantissas. 3.Add or subtract mantissas 4 .Produce the result. Registers are used for storing the intermediate results between the above operations.
  • 4. Arithmetic pipeline for floating point add/subtract operations
  • 5. Reduced Instruction Set Computer(RISC) . The main characteristics of RISC pipeline is to use an efficient instruction pipeline . In case of RISC pipeline, the instruction pipeline can be implemented with only two or three segments where segments 1 fetches the instruction from the memory . Segment 2 executes the instruction in the ALU. And segment 3 may be used to store the results of the ALU operation in a particular register.