The binary adder is the critical element in most digital circuit designs including the digital signal processors (DSP) and microprocessor data unit path. As such as extensive research continues to be focused on improving the power, delay, improvement of the adder. The design and analysis of the parallel prefix adders (carry select adders) is to be implemented by using Verilog. In VLSI implementations, parallel prefix adders are very high speed performance. Binary adders are one of the most essential logic elements within a digital system. Therefore, binary addition is essential that any improvement in binary addition can result in a performance boost for any computing system and hence, help improve the performance of the entire system. Parallel-prefix adders (also known as carry-tree adders) are known to have the best performance in VLSI designs. This paper investigates (the Kogge-Stone, sparse Kogge-Stone, Ladner fischer adder, Brent-Kung adder) and compares them to the simple Ripple Carry Adder (RCA) for high number of binary bits.
Design and implementation of Closed Loop Control of Three Phase Interleaved P...IJMTST Journal
A single-phase, three-level, single-stage power-factor corrected AC/DC converter operated under closed
loop manner is presented. That operates with a single controller to regulate the output voltage and the input
inductor act as a boost inductor to have a single stage power factor correction with good output response. The
paper deals with a new single stage three level ac-dc converter which performs both power factor correction
and voltage regulation in a single stage. The proposed converter has two separate controllers, one for power
factor correction and the other for regulating the output voltage. A comprehensive review of the existing single
stage topologies has been carried out. Then the operating principle, control scheme and the design of the new
converter are presented. The proposed converter is having an input power factor close to unity and better
voltage regulation compared to the conventional ac-dc converter topologies. Proposed topology is evaluated
through Matlab/Simulink platform and simulation results are conferred.
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research(IJCER) is an intentional online Journal in English monthly publishing journal. This Journal publish original research work that contributes significantly to further the scientific knowledge in engineering and Technology.
Here we describe the design details and performance of proposed Carry Propagate Adder based on GDI
technique. GDI technique is power efficient technique for designing digital circuit that consumes less
power as compare to most commonly used CMOS technique. GDI also has an advantage of minimum
propagation delay, minimum area required and less complexity for designing any digital circuit. We
designed Carry Propagate Adder using GDI technique and compared its performance with CMOS
technique in terms of area, delay and power dissipation. Circuit designed using CADENCE EDA tool and
simulated using SPECTRE VIRTUOSO tool at 0.18m technology. Comparative performance result shows
that Carry Propagate Adder using GDI technique dissipated 55.6% less power as compare to Carry
Propagate Adder using CMOS technique.
Area, Delay and Power Comparison of Adder TopologiesVLSICS Design
Adders form an almost obligatory component of every contemporary integrated circuit. The prerequisite of the adder is that it is primarily fast and secondarily efficient in terms of power consumption and chip area. This paper presents the pertinent choice for selecting the adder topology with the tradeoff between delay, power consumption and area. The adder topology used in this work are ripple carry adder, carry lookahead adder, carry skip adder, carry select adder, carry increment adder, carry save adder and carry bypass adder. The module functionality and performance issues like area, power dissipation and propagation delay are analyzed at 0.12µm 6metal layer CMOS technology using microwind tool.
Implementation of High Speed Low Power 16 Bit BCD Multiplier Using Excess-3 C...IJMTST Journal
The paper mainly concentrates on the development of the new architecture for BCD parallel multiplier that
exploits some properties of two different redundant BCD codes to speed up its computation: the redundant
BCD excess-3 code (XS-3), and the overloaded BCD representation (ODDS). In this we have developed a 16
bit BCD multiplier using some new techniques to reduce significantly the latency and area of previous
representative high-performance implementations. The key role plays by the Partial product generation in
parallel using a signed-digit radix-10 recoding of the BCD multiplier with the digit set [-5, 5], and a set of
positive multiplicand multiples (1X, 2X, 3X, 4X, 5X) coded in XS-3.By using the above approach of encoding
there are several advantages like mainly it is a self-complementing code, so that a negative multiplicand
multiple can be obtained by just inverting the bits of the corresponding positive one. Also, the available
redundancy allows a fast and simple generation of multiplicand multiples in a carry-free way and finally, the
partial products can be recoded to the ODDS representation by just adding a constant factor into the partial
product reduction tree. Since the ODDS uses a similar 4-bit binary encoding as non-redundant BCD,
conventional binary VLSI circuit techniques. We had developed a new approach of BCD addition for the final
stage. The above developed architecture of 4X4 has been synthesized a RTL model and given better
performance compared to old version multipliers.
Design and implementation of Closed Loop Control of Three Phase Interleaved P...IJMTST Journal
A single-phase, three-level, single-stage power-factor corrected AC/DC converter operated under closed
loop manner is presented. That operates with a single controller to regulate the output voltage and the input
inductor act as a boost inductor to have a single stage power factor correction with good output response. The
paper deals with a new single stage three level ac-dc converter which performs both power factor correction
and voltage regulation in a single stage. The proposed converter has two separate controllers, one for power
factor correction and the other for regulating the output voltage. A comprehensive review of the existing single
stage topologies has been carried out. Then the operating principle, control scheme and the design of the new
converter are presented. The proposed converter is having an input power factor close to unity and better
voltage regulation compared to the conventional ac-dc converter topologies. Proposed topology is evaluated
through Matlab/Simulink platform and simulation results are conferred.
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research(IJCER) is an intentional online Journal in English monthly publishing journal. This Journal publish original research work that contributes significantly to further the scientific knowledge in engineering and Technology.
Here we describe the design details and performance of proposed Carry Propagate Adder based on GDI
technique. GDI technique is power efficient technique for designing digital circuit that consumes less
power as compare to most commonly used CMOS technique. GDI also has an advantage of minimum
propagation delay, minimum area required and less complexity for designing any digital circuit. We
designed Carry Propagate Adder using GDI technique and compared its performance with CMOS
technique in terms of area, delay and power dissipation. Circuit designed using CADENCE EDA tool and
simulated using SPECTRE VIRTUOSO tool at 0.18m technology. Comparative performance result shows
that Carry Propagate Adder using GDI technique dissipated 55.6% less power as compare to Carry
Propagate Adder using CMOS technique.
Area, Delay and Power Comparison of Adder TopologiesVLSICS Design
Adders form an almost obligatory component of every contemporary integrated circuit. The prerequisite of the adder is that it is primarily fast and secondarily efficient in terms of power consumption and chip area. This paper presents the pertinent choice for selecting the adder topology with the tradeoff between delay, power consumption and area. The adder topology used in this work are ripple carry adder, carry lookahead adder, carry skip adder, carry select adder, carry increment adder, carry save adder and carry bypass adder. The module functionality and performance issues like area, power dissipation and propagation delay are analyzed at 0.12µm 6metal layer CMOS technology using microwind tool.
Implementation of High Speed Low Power 16 Bit BCD Multiplier Using Excess-3 C...IJMTST Journal
The paper mainly concentrates on the development of the new architecture for BCD parallel multiplier that
exploits some properties of two different redundant BCD codes to speed up its computation: the redundant
BCD excess-3 code (XS-3), and the overloaded BCD representation (ODDS). In this we have developed a 16
bit BCD multiplier using some new techniques to reduce significantly the latency and area of previous
representative high-performance implementations. The key role plays by the Partial product generation in
parallel using a signed-digit radix-10 recoding of the BCD multiplier with the digit set [-5, 5], and a set of
positive multiplicand multiples (1X, 2X, 3X, 4X, 5X) coded in XS-3.By using the above approach of encoding
there are several advantages like mainly it is a self-complementing code, so that a negative multiplicand
multiple can be obtained by just inverting the bits of the corresponding positive one. Also, the available
redundancy allows a fast and simple generation of multiplicand multiples in a carry-free way and finally, the
partial products can be recoded to the ODDS representation by just adding a constant factor into the partial
product reduction tree. Since the ODDS uses a similar 4-bit binary encoding as non-redundant BCD,
conventional binary VLSI circuit techniques. We had developed a new approach of BCD addition for the final
stage. The above developed architecture of 4X4 has been synthesized a RTL model and given better
performance compared to old version multipliers.
Implementation of High Speed & Area Efficient Modified Booth Recoder for Effi...IJMTST Journal
Many communication applications require multifaceted arithmetic operation are used in many digital
signal processing (DSP) relevance. Mainly in the reduction of multiplier power and area consumption it can
play an important role in high performance of any digital indication processing system. within this paper,
mainly centre of attention on optimizing and increased performance by reduction in power consumption in
propose of the fused Add-Multiply (FAM) operator. This implements a new technique by straight recoding of
sum two numbers in Modified Booth (MB) form. In this paper implemented a new and efficient structured
technique by straight recoding of sum of two numbers by considering existing modified booth (MB)
technique. The new technique is implemented by three new dissimilar schemes by integrating them within
existing FAM plans. The performance of the proposed three different schemes with the implementation of
new model carry select adder (K-adders) gives reduction in conditions of critical delay, hardware
complication and power utilization while comparing with the existing AM design.
Implementation and Estimation of Delay, Power and Area for Parallel Prefix Ad...IJMTST Journal
Parallel Prefix Adders have been established as the most efficient circuits for binary addition. The binary adder is the critical element in most digital circuit designs including digital signal processors and microprocessor data path units. The final carry is generated ahead to the generation of the sum which leads extensive research focused on reduction in circuit complexity and power consumption of the adder. In VLSI implementation, parallel-prefix adders are known to have the best performance. This paper investigates four types of carry-tree adders (the Kogge-Stone, sparse Kogge-Stone, spanning tree, Brent kung Adder) and compare them to the simple Ripple Carry Adder and Carry Skip Adder. These designs of varied bit-widths are simulated using implemented on a Xilinx version Spartan 3E FPGA. These fast carry-chain carry-tree adders support the bit width up to 256. We report on the area requirements and reduction in circuit complexity for a variety of classical parallel prefix adder structures.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Multipliers play an important role in today’s digital signal processing (DSP) and various other
applications. Multiplication is the most time consuming process in various signal processing operations like
convolution, circular convolution, auto-correlation and cross-correlation. With advances in technology, many
researchers have tried and are trying to design multipliers which offer either of the following- high speed, low
power consumption, regularity of layout and hence less area or even combination of them in multiplier. However
area and speed are two conflicting constraints. So improving speed results always in larger areas. So here we try
to find out the best trade off solution among the both of them. To have features like high speed and low power
consumption multipliers several algorithms have been introduced .In this paper, we describes Multipliers by using
various algorithm in VLSI technology.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Implementation of High Speed & Area Efficient Modified Booth Recoder for Effi...IJMTST Journal
Many communication applications require multifaceted arithmetic operation are used in many digital
signal processing (DSP) relevance. Mainly in the reduction of multiplier power and area consumption it can
play an important role in high performance of any digital indication processing system. within this paper,
mainly centre of attention on optimizing and increased performance by reduction in power consumption in
propose of the fused Add-Multiply (FAM) operator. This implements a new technique by straight recoding of
sum two numbers in Modified Booth (MB) form. In this paper implemented a new and efficient structured
technique by straight recoding of sum of two numbers by considering existing modified booth (MB)
technique. The new technique is implemented by three new dissimilar schemes by integrating them within
existing FAM plans. The performance of the proposed three different schemes with the implementation of
new model carry select adder (K-adders) gives reduction in conditions of critical delay, hardware
complication and power utilization while comparing with the existing AM design.
Implementation and Estimation of Delay, Power and Area for Parallel Prefix Ad...IJMTST Journal
Parallel Prefix Adders have been established as the most efficient circuits for binary addition. The binary adder is the critical element in most digital circuit designs including digital signal processors and microprocessor data path units. The final carry is generated ahead to the generation of the sum which leads extensive research focused on reduction in circuit complexity and power consumption of the adder. In VLSI implementation, parallel-prefix adders are known to have the best performance. This paper investigates four types of carry-tree adders (the Kogge-Stone, sparse Kogge-Stone, spanning tree, Brent kung Adder) and compare them to the simple Ripple Carry Adder and Carry Skip Adder. These designs of varied bit-widths are simulated using implemented on a Xilinx version Spartan 3E FPGA. These fast carry-chain carry-tree adders support the bit width up to 256. We report on the area requirements and reduction in circuit complexity for a variety of classical parallel prefix adder structures.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Multipliers play an important role in today’s digital signal processing (DSP) and various other
applications. Multiplication is the most time consuming process in various signal processing operations like
convolution, circular convolution, auto-correlation and cross-correlation. With advances in technology, many
researchers have tried and are trying to design multipliers which offer either of the following- high speed, low
power consumption, regularity of layout and hence less area or even combination of them in multiplier. However
area and speed are two conflicting constraints. So improving speed results always in larger areas. So here we try
to find out the best trade off solution among the both of them. To have features like high speed and low power
consumption multipliers several algorithms have been introduced .In this paper, we describes Multipliers by using
various algorithm in VLSI technology.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Design and Estimation of delay, power and area for Parallel prefix addersIJERA Editor
In Very Large Scale Integration (VLSI) designs, Parallel prefix adders (PPA) have the better delay performance. This paper investigates four types of PPA’s (Kogge Stone Adder (KSA), Spanning Tree Adder (STA), Brent Kung Adder (BKA) and Sparse Kogge Stone Adder (SKA)). Additionally Ripple Carry Adder (RCA), Carry Look ahead Adder (CLA) and Carry Skip Adder (CSA) are also investigated. These adders are implemented in verilog Hardware Description Language (HDL) using Xilinx Integrated Software Environment (ISE) 13.2 Design Suite. These designs are implemented in Xilinx Spartan 6 Field Programmable Gate Arrays (FPGA). Delay and area are measured using XPower analyzer and all these adder’s delay, power and area are investigated and compared finally
Design Of 64-Bit Parallel Prefix VLSI Adder For High Speed Arithmetic CircuitsIJRES Journal
Parallel prefix adder is a kind of process for speeding up the addition of the system of writing and calculating with numbers which use only two digits. Parallel prefix adders are also known as carry-tree adders and they are known to have the best performance in VLSI designs. Due to constraints on logic blog configurations a routing overhead, this performance advantage does not translate directly into FPGA implementations. Identifying the absolutely accurate area-delay tradeoff curve of the parallel prefix is an interesting problem that has received more attention in research because parallel prefix adder on the other hand represents a type of general adder structure that displays publically in flexible area-time tradeoffs for the design of adder. Many different types of parallel prefix adders are made to increase for optimizing area, fan out, speed and performance. For high speed performance tree like structure is must which helps in greater way. There are many different method used for designing parallel prefix adder based on their speed, size and performance. For area optimization we use Brent-Kung method. If our main purpose is to get the least timing then we have to use Kogg-Stone adder method.
High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...IJERA Editor
Addition is one of the common and widely used fundamental arithmetic operation in many VLSI systems. The critical elements in general purpose and digital-signal processing processors are High performance VLSI integer adders as they are employed in the design of Arithmetic-Logic Units, in floating-point arithmetic data paths and in address generation units. The performance parameters for any adder are area, speed and delay. By using Square Root Carry Select Adder (SQRT CSLA), speed can be achieved. In designing new architecture, the Tradeoff between those parameters plays the major role. We can reduce area by using Zero Finding Logic (ZFC) technique, from the structure of SQRT CSLA. By using the Modified architecture we can reduce area. We can implement Booth multiplier by using the CSLA and SQRT CSLA with Zero finding logic. Implementation of Booth multiplier by using CSLA and SQRT CSLA with Zero finding logic is proposed for better speed applications and efficient area applications.
DESIGN AND IMPLEMENTATION OF AN IMPROVED CARRY INCREMENT ADDERVLSICS Design
A complex digital circuit comprises of adder as a basic unit. The performance of the circuit depends on the
design of this basic adder unit. The speed of operation of a circuit is one of the important performance
criteria of many digital circuits which ultimately depends on the delay of the basic adder unit. Many
research works have been devoted in improving the delay of the adder circuit. In this paper we have
proposed an improved carry increment adder (CIA) that improves the delay performance of the circuit. The
improvement is achieved by incorporating carry look adder (CLA) in the design of CIA contrary to the
previous design of CIA that employs ripple carry adder (RCA). A simulation study is carried out for
comparative analysis. The coding is done in Verilog hardware description language (HDL) and the
simulation is carried out in Xilinx ISE 13.1 environment.
DESIGN AND IMPLEMENTATION OF AN IMPROVED CARRY INCREMENT ADDERVLSICS Design
A complex digital circuit comprises of adder as a basic unit. The performance of the circuit depends on the design of this basic adder unit. The speed of operation of a circuit is one of the important performance criteria of many digital circuits which ultimately depends on the delay of the basic adder unit. Many research works have been devoted in improving the delay of the adder circuit. In this paper we have
proposed an improved carry increment adder (CIA) that improves the delay performance of the circuit. The improvement is achieved by incorporating carry look adder (CLA) in the design of CIA contrary to the previous design of CIA that employs ripple carry adder (RCA). A simulation study is carried out for comparative analysis. The coding is done in Verilog hardware description language (HDL) and the simulation is carried out in Xilinx ISE 13.1 environment.
Design of High Speed 128 bit Parallel Prefix AddersIJERA Editor
In this paper, we propose 128-bit Kogge-Stone, Ladner-Fischer, Spanning tree parallel prefix adders and
compared with Ripple carry adder. In general N-bit adders like Ripple Carry Adders (slow adders compare to
other adders), and Carry Look Ahead adders (area consuming adders) are used in earlier days. But now the most
Industries are using parallel prefix adders because of their advantages compare to other adders. Parallel prefix
adders are faster and area efficient. Parallel prefix adder is a technique for increasing the speed in DSP processor
while performing addition. While when we want to design any 128-bit operating systems and processors we can
use these adders in place of regular adders. We simulate and synthesis different types of 128-bit prefix adders
using Xilinx ISE 12.3 tool. By using these synthesis results, we noted the performance parameters like number
of LUTs and delay. We compare these three adders in terms of LUTs (represents area) and delay values.
An Efficient High Speed Design of 16-Bit Sparse-Tree RSFQ AdderIJERA Editor
In this paper, we propse 16-bit sparse tree RSFQ adder (Rapid single flux quantam), kogge-stone adder, carry lookahead adder. In general N-bit adders like Ripple carry adder s(slow adders compare to other adders), and carry lookahead adders(area consuming adders) are used in earlier days. But now the most of industries are using parallel prefix adders because of their advantages compare to kogge-stone adder, carry lookahead adder, Our prefix sparse tree adders are faster and area efficient. Parallel prefix adder is a technique for increasing the speed in DSP processor while performing addition. We simulate and synthesis different types of 16-bit sparse tree RSFQ adders using Xilinx ISE10.1i tool, By using these synthesis results, We noted the performance parameters like number of LUT’s and delay. We compare these three adders interms of LUT’s represents area) and delay values.
Design of 32 bit Parallel Prefix Adders IOSR Journals
In this paper, we propose 32 bit Kogge-Stone, Brent-Kung, Ladner-Fischer parallel prefix adders. In
general N-bit adders like Ripple Carry Adders (slow adders compare to other adders), and Carry Look Ahead
adders (area consuming adders) are used in earlier days. But now the most Industries are using parallel prefix
adders because of their advantages compare to other adders. Parallel prefix adders are faster and area
efficient. Parallel prefix adder is a technique for increasing the speed in DSP processor while performing
addition. We simulate and synthesis different types of 32-bit prefix adders using Xilinx ISE 10.1i tool. By using
these synthesis results, we noted the performance parameters like number of LUTs and delay. We compare these three adders in terms of LUTs (represents area) and delay values.
Design of 32 bit Parallel Prefix AddersIOSR Journals
Abstract: In this paper, we propose 32 bit Kogge-Stone, Brent-Kung, Ladner-Fischer parallel prefix adders. In general N-bit adders like Ripple Carry Adders (slow adders compare to other adders), and Carry Look Ahead adders (area consuming adders) are used in earlier days. But now the most Industries are using parallel prefix adders because of their advantages compare to other adders. Parallel prefix adders are faster and area efficient. Parallel prefix adder is a technique for increasing the speed in DSP processor while performing addition. We simulate and synthesis different types of 32-bit prefix adders using Xilinx ISE 10.1i tool. By using these synthesis results, we noted the performance parameters like number of LUTs and delay. We compare these three adders in terms of LUTs (represents area) and delay values. Keywords− prefix adder, carry operator, Kogge-Stone, Brent-Kung, Ladner-Fischer
— Parallel Prefix adders have been one of the most
notable among several designs proposed in the past. The
advantage of utilizing the flexibility in implementing these
structures based upon through put requirements. Due to
continuing integrating intensity and the growing needs of
portable devices, low power and high performance designs are of
prime importance. The classical parallel prefix adder structures
presented in the literature over the years optimize for logic depth,
area, and fan-out and interconnect count of logic circuits. In this
proposed system, Kogge-Stone adder which is one of types of
parallel prefix adder is used. Kogge stone is the fastest adder
because of its minimum fan-out. When parallel prefix adder is
compared with classical adders it is advantageous in every aspect.
The study reveals that Parallel Prefix adder has the least power
delay product when compared with its peer existing adder
structures (Ripple carry adder, Carry save adders etc).
Simulation results are verified using Xilinx 10.1 and
MODELSIM 6.4a softwares.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Similar to High –Speed Implementation of Design and Analysis by Using Parallel Prefix Adders (20)
Comparative Simulation Study Of LEACH-Like And HEED-Like Protocols Deployed I...IOSRJECE
WSNs represents one of the most interesting research areas with deep impact on technological development because of their potential usage in a wide variety of applications such as fire monitoring, border surveillance medical care, and highway traffic coordination. Therefore, WSNs researchers have defined many routing protocols for this type of network. In this paper, we have implemented and analyzed different clustering protocols, namely LEACH, LEACH-C, LEACH-1R, and HEED using MATLAB environment. These routing protocols are compared in different terms such as residual energy, data delivery to the base station, number of rounds and live nodes
Multi Slot Uwb Antennas to Minimize the Interferences from Wlan & X-Band Appl...IOSRJECE
In this paper designs of different UWB patch antennas with two rejected bands are given. The reference antenna consists of a rectangular patch etched on FR4- epoxy substrate with 50 Ω feed line and relative permittivity 4.4.. The simulated bandwidth with return loss (RL) ≥10 dB is 3.42–11.7 GHz. The rejected bands here are the WLAN and X-bands, achieved by inserting slots in the patch and the feed. The simulation results of the antennas indicate higher gain at the pass bands while a sharp drop at the rejected bands is seen. The second (reference) antenna consists of a hexagonal patch etched on FR4- epoxy substrate with 50 Ω feed line and relative permittivity 4.4,shows better return loss and rejection of the bands. The high frequency structure simulator (HFSS) is used to design and simulate the antennas behaviour over the different frequency ranges. Measurements confirm the antenna characteristic as predicted in the simulation with a slight shift in frequencies.
Vehicle security system using ARM controllerIOSRJECE
Road accidents are a human tragedy. This involves high human suffering and pecuniary costs in terms of untimely sudden death, injuries and loss of inherent income. In this paper, a system is proposed where the main objective is to detect road signs from a moving vehicle and also enables intelligent detection of an accident at any place and reports about the accident on predefined numbers of dear one .The system will use one signal transmitter in each and every symbol or message board at road side and whenever any vehicle passes from that symbol the receiver situated inside the vehicle i.e. In-Car System will receive the signals and display proper message or the symbol details on display connected in car. Road Traffic Sign Detection is a technology by which a vehicle is able to recognize the traffic signs which are on the road e.g. ”speed limit” or ”school” or ”turn ahead”. This infrastructure is expected to deliver multiple road safety and driving assistance applications
This paper presents different techniques of one bit Full adder. In every technique the main requirements are power consumption, speed and power delay product. The proposed FIN-FET technique gives the bette.r power consumption, speed and power delay product than other techniques. The proposed Fin-FET technique is compared with some of the popular adders based on the power consumption, speed and power delay product. We designed each of these techniques by using Spice simulation soft wares.
A Plasma Tweeter is an audio device which uses a pair of electrodes as a source of sound. It has a clear reproduction and Omni directional radiation pattern. A plasma tweeter has a better frequency response than a conventional speaker and does not involve any moving part (diaphragm) and thus has less reverberation and no wear and tear. Plasma tweeters invented earlier were very expensive. This paper presents a plasma audio system which is making the regular audio system more efficient because of the use of the latest plasma tweeter. Here the objective is to create a low cost and more efficient version of the most speakers invented till now with the complete audio system.
Cmos Full Adder and Multiplexer Based Encoder for Low Resolution Flash AdcIOSRJECE
The present investigation proposed a low power encoding scheme of thermometer code to binary code converter for flash analog to digital conversion by the design of different circuits. In this paper, we have proposed three encoding techniques for the conversion of analog to digital signal using Multiplexer based encoder, heterogeneous encoder and encoding technique using dynamic logic circuits providing low power of operation and we compare the results obtained from each technique based on power consumption. The multiplexer based encoder was designed with the help of multiplexers which consumes less amount of power comparing with other designs.
Performance Analysis of Low Loss Gas Filled Hollow Core Photonic Crystal Fibe...IOSRJECE
A Kagome lattice hollow core photonic crystal fiber was filled by pumping pressurized inert gases (Argon, Krypton, Xenon) through the hollow core and wave guidance properties were observed for terahertz (THz) frequency. By using finite element method (FEM), effective material loss and confinement loss have been observed for different strut width, core diameter and different inert gases. Confinement of light has achieved through the hollow core for THz frequency. Lowest EML of 7.90x10-4 cm-1 is found for 5 µm strut width and 800 µm core diameter at 1 THz frequency for Xenon gas pumped at 1000 bar pressure. Observation and findings of this paper will contribute in the ongoing research trends on THz waveguide
FPGA Based Implementation of AES Encryption and Decryption with Low Power Mul...IOSRJECE
: Encryption is important to keep the confidentiality of data. There are many of encryption algorithms to ensure the data, but should be the select the algorithm depended on the fast, strong and implementation. For that choose the advance encryption standard (AES) algorithm for encryption data because speed and easy implementation on small devices and some the feature for it. In this paper, implementation of encryption and decryption of AES algorithm is presented with a High Secured Low Power Multiplexer Look-Up-Table (MLUT) based Substitution-Box (S-Box) . The main feature in the proposed MLUT based S-Box is that, it is implemented based on 256-byte to 1-byte multiplexer with a 256-byte memory instead of the conventional implementation of employing multiplication inversion in GF(28 ) and affine transformation. Thus, the proposed S-Box is simpler in circuit implementation and lower in power dissipation.
In digital logic and computing, a counter is a device which stores the number of times a particular event or process has occurred, often in relationship to a clock signal. CMOS devices are designed for high noise immunity and low static power consumption. CMOS accomplishes current reduction by complementing every nMOSFET with a pMOSFET and connecting both gates and both drains together. A high voltage on the gates will cause the nMOSFET to conduct and the pMOSFET to not conduct, while a low voltage on the gate causes the reverse. This arrangement greatly reduces power consumption and heat generation .Finally we proposed counter using SRAM model, provides the best resolution, high output current and good output-input current linearity.
Detection of Type-B Artifacts in VEPs using Median Deviation AlgorithmIOSRJECE
The primary goal of this research work is to introduce temporal artifact detection strategy to detect non responsive channels and trials in visual evoked potentials(VEPs) by tracing out the signals with very low energy and to remove artifacts in multichannel visual evoked potentials. The non responsive channels and trials are identified by calculating the energy of the average evoked potential of each channel, and the energy of the average evoked potential of each trial. Then channel wise and trial wise median test is conducted to detect and remove non-responsive channels and trials. An artifact is defined as any signal that may lead to inaccurate classifier parameter estimation. Temporal domain artifact detection tests include: a clipping (CL) test detect amplitude clipped EPs in each channel, a standard deviation (STD) test that can detect signals with little or abnormal variations in each channel, a kurtosis (KU) test to detect unusual signals that are not identified by STD and CL tests and median deviation test to detect signals containing large number of samples with very small deviation from their normal values. An attempt has been made to apply these techniques to 14-channel visual evoked potentials (VEPs) obtained from different subjects.
Design High Performance Combinational Circuits Using Output Prediction Logic-...IOSRJECE
With the continuously increasing demand for low power & high speed VLSI circuits the brain storming among the scientists, inventors & researchers to find the techniques required to design such high performance circuits is also increasing day by day. In the answer to this search several design techniques have been found. Output prediction logic-OPL technique is one of such newly introduced techniques. OPL is a technique that can be applied to conventional CMOS logic families in order to obtain considerable speedups. Speedups of two to three times over static CMOS logic are demonstrated for a variety of combinational circuits. When applied to static CMOS the OPL retains the restoring nature of underlying logic family. In case of OPL applied to the pseudo NMOS & domino logic, the problem of excessive power dissipation is solved & speedups more than static CMOS logic is obtained
Optimum Location of EDFA based on Eye Diagram, Q-factor and Bit Error Rate Me...IOSRJECE
This work investigated the optimum location of Erbium Doped Fiber Amplifier (EDFA) in an optical system based on analysis of BER analyzer metrics by simulation approach using Optisystem software. The simulation model will be studied based on many parameters as input power (dBm), gain of Amplifier (dBm), fiber cable length (km) and attenuation coefficient (dB/km), there are two different parameters will be analyzed at five different locations of EDFA which are Q-Factor and Bit Error Rate (BER) and also Eye Diagram, which Q-factor and BER are measurement parameters used to measure the quality of received signal at receiver.
VANET based Intelligent TransportationSystem using Li-Fi technologyIOSRJECE
VANET (Vehicular Ad-hoc Network) is a wireless network in vehicle for Intelligent Transportation System (ITS).In thispaper, we propose a mechanism toprevent accidents due to sleepiness and alcohol consumption of the driver. Vehicle to Vehicle (V2V) communication is the most effective solutionwe have used in order to prevent accidents using the Li-Fi technology.
An Even Data-Distribution Protocolfor Highly Dynamic VANETIOSRJECE
Vehicular ad -hoc network (VANET) has a problem called high mobility and uneven distribution of vehicles which affect the performance of routing. The high mobility may changes arrangements of a network, and the uneven distribution of vehicles leads to node failures due to network partition; In an urban environment the high density of vehicle cause drastic wireless contentions. In this paper, we use the Even Data Distribution (EDD) protocol to make uneven distribution of data transmission in the vehicular ad-hoc network to even distribution. In which the high mobility of vehicles in urban areas causes loss of data due to uneven distribution in order to reduce the impact of uneven distribution we transform it into even distribution using EDD protocol.
Performance Investigation and Enhancement of Fiber Bragg Gratingfor Efficient...IOSRJECE
In this paper, the performance of various windowfunctions for Fiber Bragg Grating Sensor (FBGS)is investigated and evaluated in order to get optimized reflection spectrum with high reflectivity and an efficient side lobe suppression for efficient sensing measurement applications.For this purpose, a wide range of design parameters which include grating length and refractive index modulation amplitudehas been chosen to evaluate the sensor design. The performances of the different windowfunctions have been then compared in terms of reflectivity, full width half maximum bandwidth (FWHM), and sidelobe level(SLL) so as to get the most suitable design parametersto be used for sensing measurement.The simulation results presented in this paper show the effectiveness of the optimizedFBG sensor, which can be further implemented for high performance sensing applications.
Surface Plasmon Modes of Dielectric-Metal-Dielectric Waveguides and ApplicationsIOSRJECE
The dielectric-metal-dielectric plasmonic waveguide structures find applications in integrated optics and fiber polarizers and sensors. Surface plasmon waves guided by thin metal film have been intensively studied over the last two decades. However, most studies have been confined to relatively low index dielectrics. With growing interest in silicon photonics and other semiconductors dielectric of relatively higher dielectric constant we carried out a detailed study of the modes supported by a metal filmbetween dielectrics of relatively higher dielectric constant. The study clearly shows that both modes, the“antisymmetric” (푎푏 ) short range and “symmetric” (푠푏 ) long range bound modes can exist only when the contrast between the indices is low. For high contrast the symmetric mode transforms into a leaky mode.For completeness we also includethe antisymmetric leaky (푎푙 ) mode and symmetric leaky (푠푙 ) mode in our study, although they are not important for guided wave structures. We have also included “leaky modes” in the bound mode domain as solution of the boundary value problem as reported in some early studies. We have also considered some applications of the DMD waveguides with an emphasis on identifying the participating mode in each application
Performance Analysis of Optical Amplifiers (EDFA and SOA)IOSRJECE
In the optical transmission systems attenuation causes signal power to drop through an optical fiber link, so need to use amplifiers to increase signal power with low noise. Semiconductor Optical Amplifier (SOA) and Erbium-Doped Fiber Amplifier (EDFA) are two of the main types of optical amplifiers, and they were used in this simulation model to analyze their performance, with a data rate of 622 Mb/s (STM-4 level) and 170 km optical fiber length for each simulation model. This was simulated by using OptiSystem simulator, including the main parameters of the optical transmission system as input power (dBm), optical fiber cable length (km) and attenuation per length of optical fiber cable (dB/km), also there are three parameters will be considered which they are output power (dBm), Q-Factor and Bit Error Rate (BER) at receiver, and also Eye Diagram.
Optimum Location of EDFA based on Eye Diagram, Q-factor and Bit Error Rate Me...IOSRJECE
This work investigated the optimum location of Erbium Doped Fiber Amplifier (EDFA) in an optical system based on analysis of BER analyzer metrics by simulation approach using Optisystem software. The simulation model will be studied based on many parameters as input power (dBm), gain of Amplifier (dBm), fiber cable length (km) and attenuation coefficient (dB/km), there are two different parameters will be analyzed at five different locations of EDFA which are Q-Factor and Bit Error Rate (BER) and also Eye Diagram, which Q-factor and BER are measurement parameters used to measure the quality of received signal at receiver.
Study of RF-MEMS Capacitive Shunt Switch for Microwave Backhaul Applications IOSRJECE
In this research paper, we have proposed a new type of capacitive shunt RF-MEMS switch. MicroElectro-Mechanical System (MEMS) is a combination of mechanical and electromagnetics properties at micro level unit. This MEMS switch can be used for switching purpose at RF and microwave frequencies, called RFMEMS switch. The RF-MEMS switch has a potential characteristics and superior performances at radio frequency. The MEMS switch has excellent advantages such as zero power consumption, high power handling capacity, high performance, and low inter-modulation distortion. In this proposed design, a new type of capacitive shunt switch is designed and analyzed for RF applications. The switch is designed both in UP and DOWN-states. The proposed switch design consists of substrate, co-planar waveguide (CPW), dielectric material and suspended metallic bridge. The proposed MEMS switch has dimension of 508 µm × 620 µm with a height of 500 µm and implemented on GaAs as a substrate material with relative permittivity of 12.9. The geometry and results of the proposed switch is designed using Ansoft HFSS electromagnetic simulator based on finite element method (FEM). The electrostatic and electromagnetic result showed better performances such as return loss, insertion loss and isolation. The switch has also excellent isolation property of -48 dB at 26 GHz.
Broad-Spectrum Model for Sharing Analysis between IMTAdvanced Systems and FSS...IOSRJECE
An appraisal of orthogonal frequency division multiplexing (OFDM) accredited for IMT-Advanced has been well thought-out in this letter. Derivation of the power spectral density (PSD) produce new model which easily assess the interfering signal power that appears in the band of a victim system without a spectrum emission mask. Furthermore, the broad-spectrum investigative model (BIM) can assess the interference from the 4G systems into FSS systems, when transmit power is unallocated to some sub-carriers overlapping the band of the victim system. Closed form is derived to create the model.
Explore the innovative world of trenchless pipe repair with our comprehensive guide, "The Benefits and Techniques of Trenchless Pipe Repair." This document delves into the modern methods of repairing underground pipes without the need for extensive excavation, highlighting the numerous advantages and the latest techniques used in the industry.
Learn about the cost savings, reduced environmental impact, and minimal disruption associated with trenchless technology. Discover detailed explanations of popular techniques such as pipe bursting, cured-in-place pipe (CIPP) lining, and directional drilling. Understand how these methods can be applied to various types of infrastructure, from residential plumbing to large-scale municipal systems.
Ideal for homeowners, contractors, engineers, and anyone interested in modern plumbing solutions, this guide provides valuable insights into why trenchless pipe repair is becoming the preferred choice for pipe rehabilitation. Stay informed about the latest advancements and best practices in the field.
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdffxintegritypublishin
Advancements in technology unveil a myriad of electrical and electronic breakthroughs geared towards efficiently harnessing limited resources to meet human energy demands. The optimization of hybrid solar PV panels and pumped hydro energy supply systems plays a pivotal role in utilizing natural resources effectively. This initiative not only benefits humanity but also fosters environmental sustainability. The study investigated the design optimization of these hybrid systems, focusing on understanding solar radiation patterns, identifying geographical influences on solar radiation, formulating a mathematical model for system optimization, and determining the optimal configuration of PV panels and pumped hydro storage. Through a comparative analysis approach and eight weeks of data collection, the study addressed key research questions related to solar radiation patterns and optimal system design. The findings highlighted regions with heightened solar radiation levels, showcasing substantial potential for power generation and emphasizing the system's efficiency. Optimizing system design significantly boosted power generation, promoted renewable energy utilization, and enhanced energy storage capacity. The study underscored the benefits of optimizing hybrid solar PV panels and pumped hydro energy supply systems for sustainable energy usage. Optimizing the design of solar PV panels and pumped hydro energy supply systems as examined across diverse climatic conditions in a developing country, not only enhances power generation but also improves the integration of renewable energy sources and boosts energy storage capacities, particularly beneficial for less economically prosperous regions. Additionally, the study provides valuable insights for advancing energy research in economically viable areas. Recommendations included conducting site-specific assessments, utilizing advanced modeling tools, implementing regular maintenance protocols, and enhancing communication among system components.
Welcome to WIPAC Monthly the magazine brought to you by the LinkedIn Group Water Industry Process Automation & Control.
In this month's edition, along with this month's industry news to celebrate the 13 years since the group was created we have articles including
A case study of the used of Advanced Process Control at the Wastewater Treatment works at Lleida in Spain
A look back on an article on smart wastewater networks in order to see how the industry has measured up in the interim around the adoption of Digital Transformation in the Water Industry.
About
Indigenized remote control interface card suitable for MAFI system CCR equipment. Compatible for IDM8000 CCR. Backplane mounted serial and TCP/Ethernet communication module for CCR remote access. IDM 8000 CCR remote control on serial and TCP protocol.
• Remote control: Parallel or serial interface.
• Compatible with MAFI CCR system.
• Compatible with IDM8000 CCR.
• Compatible with Backplane mount serial communication.
• Compatible with commercial and Defence aviation CCR system.
• Remote control system for accessing CCR and allied system over serial or TCP.
• Indigenized local Support/presence in India.
• Easy in configuration using DIP switches.
Technical Specifications
Indigenized remote control interface card suitable for MAFI system CCR equipment. Compatible for IDM8000 CCR. Backplane mounted serial and TCP/Ethernet communication module for CCR remote access. IDM 8000 CCR remote control on serial and TCP protocol.
Key Features
Indigenized remote control interface card suitable for MAFI system CCR equipment. Compatible for IDM8000 CCR. Backplane mounted serial and TCP/Ethernet communication module for CCR remote access. IDM 8000 CCR remote control on serial and TCP protocol.
• Remote control: Parallel or serial interface
• Compatible with MAFI CCR system
• Copatiable with IDM8000 CCR
• Compatible with Backplane mount serial communication.
• Compatible with commercial and Defence aviation CCR system.
• Remote control system for accessing CCR and allied system over serial or TCP.
• Indigenized local Support/presence in India.
Application
• Remote control: Parallel or serial interface.
• Compatible with MAFI CCR system.
• Compatible with IDM8000 CCR.
• Compatible with Backplane mount serial communication.
• Compatible with commercial and Defence aviation CCR system.
• Remote control system for accessing CCR and allied system over serial or TCP.
• Indigenized local Support/presence in India.
• Easy in configuration using DIP switches.
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)MdTanvirMahtab2
This presentation is about the working procedure of Shahjalal Fertilizer Company Limited (SFCL). A Govt. owned Company of Bangladesh Chemical Industries Corporation under Ministry of Industries.
Immunizing Image Classifiers Against Localized Adversary Attacksgerogepatton
This paper addresses the vulnerability of deep learning models, particularly convolutional neural networks
(CNN)s, to adversarial attacks and presents a proactive training technique designed to counter them. We
introduce a novel volumization algorithm, which transforms 2D images into 3D volumetric representations.
When combined with 3D convolution and deep curriculum learning optimization (CLO), itsignificantly improves
the immunity of models against localized universal attacks by up to 40%. We evaluate our proposed approach
using contemporary CNN architectures and the modified Canadian Institute for Advanced Research (CIFAR-10
and CIFAR-100) and ImageNet Large Scale Visual Recognition Challenge (ILSVRC12) datasets, showcasing
accuracy improvements over previous techniques. The results indicate that the combination of the volumetric
input and curriculum learning holds significant promise for mitigating adversarial attacks without necessitating
adversary training.
Cosmetic shop management system project report.pdfKamal Acharya
Buying new cosmetic products is difficult. It can even be scary for those who have sensitive skin and are prone to skin trouble. The information needed to alleviate this problem is on the back of each product, but it's thought to interpret those ingredient lists unless you have a background in chemistry.
Instead of buying and hoping for the best, we can use data science to help us predict which products may be good fits for us. It includes various function programs to do the above mentioned tasks.
Data file handling has been effectively used in the program.
The automated cosmetic shop management system should deal with the automation of general workflow and administration process of the shop. The main processes of the system focus on customer's request where the system is able to search the most appropriate products and deliver it to the customers. It should help the employees to quickly identify the list of cosmetic product that have reached the minimum quantity and also keep a track of expired date for each cosmetic product. It should help the employees to find the rack number in which the product is placed.It is also Faster and more efficient way.
Water scarcity is the lack of fresh water resources to meet the standard water demand. There are two type of water scarcity. One is physical. The other is economic water scarcity.
High –Speed Implementation of Design and Analysis by Using Parallel Prefix Adders
1. IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)
e-ISSN: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 2, Ver. II (Mar.-Apr. 2017), PP 44-49
www.iosrjournals.org
DOI: 10.9790/2834-1202024449 www.iosrjournals.org 44 | Page
High –Speed Implementation of Design and Analysis by Using
Parallel Prefix Adders
K. MADHAVI, P. DIVYA,
Asst. Professor, Dept of E.C.E, LENDI INSTITUTE OF ENGINEERING AND TECHNOLOGY
E.mail id:kkmadhu432@gmail.com
Asst. Professor, Dept of E.C.E, LENDI INSTITUTE OF ENGINEERING AND TECHNOLOGY
E.mail id:divyapenugurthi@gmail.com
Abstract: The binary adder is the critical element in most digital circuit designs including the digital signal
processors (DSP) and microprocessor data unit path. As such as extensive research continues to be focused on
improving the power, delay, improvement of the adder. The design and analysis of the parallel prefix adders
(carry select adders) is to be implemented by using Verilog. In VLSI implementations, parallel prefix adders are
very high speed performance. Binary adders are one of the most essential logic elements within a digital system.
Therefore, binary addition is essential that any improvement in binary addition can result in a performance
boost for any computing system and hence, help improve the performance of the entire system. Parallel-prefix
adders (also known as carry-tree adders) are known to have the best performance in VLSI designs. This paper
investigates (the Kogge-Stone, sparse Kogge-Stone, Ladner fischer adder, Brent-Kung adder) and compares
them to the simple Ripple Carry Adder (RCA) for high number of binary bits.
Keywords: Parallel-Prefix Adders, Xilinx ISE 14.7i, Verilog, Power, Delay.
I. Introduction
To humans, decimal numbers are easy to comprehend and implement for performing arithmetic.
However, in digital systems, such as a microprocessor, DSP (Digital Signal Processor) or ASIC (Application-
Specific Integrated Circuit), binary numbers are more pragmatic for a given computation. This occurs because
binary values are optimally efficient at representing many values. Binary adders are the most important to
calculate any type of Arithmetic operation in digital design. The major problem for binary addition is the carry
chain. As the width of the input operand increases, the length of the carry chain increases. Fig.1.If the length of
the bit is increased the sum is bit is also increased. Demonstrates an example of an 8- bit binary add operation
and how the carry chain is affected. When we implement any design the no luts are present. depends on luts the
is depends .As the no binary bits increases the no of look up table(lut) is increased. As the no of binary bits
increases the carry has to travel for longer paths. This example shows that the worst case occurs when the carry
travels the longest possible path, from the least significant bit (LSB) to the most significant bit (MSB). In order
to improve the performance of carry-propagate adders, it is possible to accelerate the carry chain, but not
eliminate it. Consequently, most digital designers often resort to building faster adders when optimizing
computer architecture, because they tend to set the critical path for most computations. In VLSI
implementations, parallel-prefix adders are known to have the best performance. Reconfigurable logic such as
Field Programmable Gate Arrays (FPGAs) has been gaining in popularity in recent years because it offers
improved.
performance in terms of speed and power over DSP-based and microprocessor-based solutions for
many practical designs involving mobile DSP and telecommunications applications and a significant reduction
in development time and cost over Application Specific Integrated Circuit (ASIC) designs.
Fig.1.Binary Adder Example.
The power advantage is especially important with the growing popularity of mobile and portable
2. High –Speed Implementation of Design and Analysis by Using
DOI: 10.9790/2834-1202024449 www.iosrjournals.org 45 | Page
electronics, which make extensive use of DSP functions. However, because of the structure of the configurable
logic and routing resources in FPGAs, parallel-prefix adders will have a different performance than VLSI
implementations. In particular, most modern FPGAs employ a fast-carry chain which optimizes the carry path
for the simple Ripple Carry Adder (RCA). In this paper, the practical issues involved in designing and
implementing tree-based adders on FPGAs are described.As the no of bits has to travel power plays an
important role.
Several tree-based adder structures are implemented and characterized on a FPGA and compared with
the Ripple Carry Adder (RCA) and the Carry Skip Adder (CSA). Finally, some conclusions and suggestions for
improving FPGA designs to enable better tree-based adder performance are given.
II. Binaryadder Schemes
Adders are one of the most essential components in digital building blocks however, the performance
of adders become more critical as the technology advances. The problem of addition involves algorithms in
Boolean algebra and their respective circuit implementation. Algorithmically, there are linear-delay,and more no
of luts are present in adders like ripple-carry adders (RCA), which are the most straightforward but slowest.
Adders like carry-skip adders (CSKA), carry-select adders (CSEA) and carry-increment adders (CINA) are
linear-based adders with optimized carry-chain and improve upon the linear chain within a ripple-carry adder.
Carry-look ahead adders (CLA) have logarithmic delay and currently have evolved to parallel-prefix structures.
Other schemes, like Ling adders, NAND/NOR adders and carry-save adders can help improve performance as
well.
A. Binary Adder Notations and Operations
As mentioned previously, adders in VLSI digital systems use binary notation. In that case, add is done
bit by bit using Boolean equations. Consider a simple binary add with two n-bit inputs A,B and one-bit carry-in
cin, and with n-bit output is denoted as Sum.
Fig.2. 1-bit Half Adder.
(1)
where A = an-1, an-2……a0; B = bn-1, bn-2……b0.
The + in the above equation is the regular add operation. However, in the binary world, only Boolean algebra
works. For add related operations, AND, OR and Exclusive-OR (XOR) are required. In the following
documentation, a dot between two variables (each with single bit), e.g. a _ b denotes 'a AND b'. Similarly, a + b
denotes 'a OR b' and a _ b denotes 'a XOR b'. Considering the situation of adding two bits, the sum s and carry c
can be expressed using Boolean operations mentioned above.suppose if we add 4 bits the output is only 2
variables like sum and carry.
(2)
(3)
The Equation of ci+1 can be implemented as shown in Fig.2. In the figure, there is a half adder, which takes only
2 input bits. The solid line highlights the critical path, which indicates the longest path from the input to the
output. Equation of ci+1 can be extended to perform full add operation, where there is a carry input.
B. Ripple-Carry Adders (RCA)
The simplest way of doing binary addition is to connect the carry-out from the previous bit to the next
bit's carry-in. Each bit takes carry-in as one of the inputs and outputs sum and carry-out bit and hence the name
ripple-carry adder. This type of adders is built by cascading 1-bit full adders. A 4-bit ripple-carry adder is shown
in Fig.3. Each trapezoidal symbol represents a single-bit full adder. At the top of the figure, the carry is rippled
through the adder from cin to cout. It can be observed in Fig.3 that the critical path, highlighted with a solid line,
is from the least significant bit (LSB) of the input (a0 or b0) to the most significant bit (MSB) of sum (sn-1).
3. High –Speed Implementation of Design and Analysis by Using
DOI: 10.9790/2834-1202024449 www.iosrjournals.org 46 | Page
Fig.3. Ripple-Carry Adder.
C. Carry-Skip Adders (CSKA)
There is an alternative way of reducing the delay in the carry-chain of a RCA by checking if a carry will
propagate through to the next block. This is called carry-skip adders.
(4)
Fig. 4 shows an example of 16-bit carry-skip adder.
Fig. 4.Carry-Skip Adder.
The carry-out of each block is determined by selecting the
carry-in and Gi:j using Pi:j. When Pi:j = 1, the carry-in cj is allowed to get through the block immediately.
Otherwise, the
carry-out is determined by Gi:j. The CSKA has less delay in
the carry-chain with only a little additional extra logic. Further improvement can be achieved generally by
making the central block sizes larger and the two-end block sizes smaller.
III. Parallel Prefix Adder
The PPA is like a Carry Look Ahead Adder. The production of the carriers the prefix adders can be
designed in many different ways based on the different requirements. We use tree structure form to increase the
speed of arithmetic operation. If we add parallel the time constrained of the design is less.ThereforeParallel
prefix adders are faster adders and these are faster adders and used for high performance arithmetic structures in
industries. Prefix means the outcome of the operation depends on the initial inputs. Parallel means involves the
execution of an operation in parallel. This is done by segmentation into smaller pieces that are computed in
parallel. Operation means any arbitrary primitive operator “°” that is associative is parallelizable. It is fast
because the processing is accomplished in a parallel fashion.
4. High –Speed Implementation of Design and Analysis by Using
DOI: 10.9790/2834-1202024449 www.iosrjournals.org 47 | Page
An example shown that Associative operations are parallelizable.
Consider the logical OR operation: a + b this operation is associative.
Fig.5.serial and parallel implementation
Fig 6. PPA structured diagram
In the following discussion about prefix trees, the radix is assumed to be 2 (i.e. the number of inputs to
the logic gates is always 2). The more aggressive prefix schemes have logic levels [log2(n)], where n is the
width of the inputs. However, these schemes require higher fan out, or many wire-tracks or dense logic gates,
which will compromise the performance e.g. speed or power. Some other schemes have relieved fan-out and
wire tracks at the cost of more logic levels. When radix is fixed, The design trade-off is made among the logic
levels, fan-out and wire tracks.
B. Building Prefix Structures
Parallel-prefix structures are found to be common in high performance adders because of the delay is
logarithmically proportional to the adder width. The parallel prefix addition is done in 3 steps.
Pre-processing stage
Carry generation network
Post processing stage
The parallel prefix adder operation has the following 3-stage structure is briefly explained as, in the
first stage Pre-calculation of pi, gi for each stage, in the second stage Calculation of carry ci for each stage, in the
third stage Combine ci and pi of each stage to generate the sum bits si final sum. The group generate/propagate
equations are based on single bit generate/propagate, which are computed in the pre-computation stage.
Pre-processing Stage: In this stage we compute, the generate and propagate signals are used to generate carry
input of each adder. A and B are inputs. These signals are given by the equation 1&2.
(5)
(6) Carry Generation Stage: In this stage we compute carries corresponding to each bit.
Execution is done in parallel form [4].After the computation of carries in parallel they are divided into smaller
pieces. carry operator contain two AND gates , one OR gate. It uses propagate and generate as intermediate
signals which are given by the equations 3&4.
Post Processing Stage: This is the final stage to compute the summation of input bits. it is same for all adders
and sum bit equation given
5. High –Speed Implementation of Design and Analysis by Using
DOI: 10.9790/2834-1202024449 www.iosrjournals.org 48 | Page
C. Parallel Prefix Operations
Here we designate BC as the black cell which generates the ordered pair in equation the gray cell (GC) generate
signal only. The interconnect area is known to be high, but for an FPGA with large routing overhead to begin
with, this is not as important as in a VLSI implementation.
Fig.7. Cell Definitions.
The black operator receives two sets of generate and propagate signals (gi, pi), (gi-1, pi-1), computes one set of
generate and propagate signals (go , po) and The gray operator receives two sets of generate and propagate
signals (gi, pi),(gi-1 , pi-1), computes only one generate signal with the same.
(7)
(8)
where “-1” is the position of carry-input.The generate/ propagate signals can be grouped in different
fashion to get the same correct carries. Based on different ways of grouping the generate/propagate signals,
different prefix architectures can be created. Fig.6 shows the definitions of cells that are used in prefix
structures, including black cell and gray cell. Black/gray cells implement the above two equations, which will be
heavily used in the following discussion on prefix trees.
IV. Different Types Of Parallel Prefix
ADDERS A. Kogge-Stone Prefix Tree
Kogge-Stone prefix tree is among the type of prefix trees that use the fewest logic levels. A 16-bit
example is shown in Fig.7. In fact, Kogge-Stone is a member of Knowles prefix tree. The 16-bit prefix tree can
be viewed as Knowels [1,1,1,1]. The numbers in the brackets represent the maximum branch fan-out at each
logic level. The maximum fan-out is 2 in all logic levels for all width Kogge-Stone prefix trees. The key of
building a prefix tree is how to implement Equation according to the specific features of that type of prefix tree
and apply the rules described in the previous section. Gray cells are inserted similar to black cells except that the
gray cells final output carry outs instead of intermediate G/P group. The reason of starting with Kogge-Stone
prefix tree is that it is the easiest to build in terms of using a program.
concept. The example in Fig.7 is 16-bit (a power of 2) prefix tree. It is not difficult extend the structure to any
width if the basics are strictly followed.
B. Brent-kung Adder
The Brent kung adder consists of several smaller ripple carry adders(RCA) on its lower half, a carry
tree on its upper half. It terminates with RCAs. The number of carries generated is less in a sparse kogge stone
adder compared to the regular kogge-stone adder. the functionality of the GP block, black cell, gray has been
reduced. The sparse kogge-stone adder ,this design terminates with the 4 bit RCA.
6. High –Speed Implementation of Design and Analysis by Using
DOI: 10.9790/2834-1202024449 www.iosrjournals.org 49 | Page
Fig.8. 32-bit Brent Kung adder.
C. Sparse kogge-stone adder
Fig.9: Sparse 32 bit Kogge-Stone adder.
Results and analysis of PPA
S.no Adder name Delay Power No of Luts
1 RCA 53.16 0.663 73
2 KSA 24.13 1.78 204
3 Brent kogge stone adder 22.12 0.456 39
4 Ladner 28.12 0.723 90
V. Conclusion
In terms of area or cost between the two PPAs, the BKA proves to be a better choice. Even though the
BKA’s area rises as the bit size increase, the taken of Brent-Kung Adder is very less less compared to remaining
designs it does not rise as drastically as KSA. Propagation delay (tpd), KSA is a better choice. Although BKA
has lower tpd for bit size of 8 bits, the KSA has very low tpd compared to BKA when the bit size is more than 32
bits.As the bit size increases for critical power applications. Also Brent-kung adder is sufficient compared to
other adders. Therefore, only at bit size less than 32 bits the KSA has longer tpd. The KSA is widely-known as a
PPA that performs fast logical addition.
References:
[1]. R. P Brent & H. T. Kung, “A Regular Layout for Parallel Adders,” IEEE Trans. Computers, Vol C-31, pp 260-264, 1982.
[2]. P. M. Kogge & H. S. Stone, “A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations,” IEEE
Trans.
[3]. Computers, Vol. C-22, pp 786-793, 1973. R. E. Ladner & M. J. Fischer, “Parallel Prefix Computation,”
[4]. JACM, Vol. 27-4, pp 831-838, 1980.
[5]. T. Hans & D. A Carlson, “Fast Area-Efficient VLSI Adders,” Proc. 8th
IEEE Symposium on Computer Arithmetic, pp 49-56, 1987.
[6]. S. Knowles, “A Family of Adders,” Proc. 15th
IEEE Symposium on Computer Arithmetic, pp 277-281, 2001.