SlideShare a Scribd company logo
E-Cruitment Solutions
FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING)
CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511)
MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com
S.No
Project
Code
TITLE YEAR
No 1 ECSV001
Designing a SAR-Based All-Digital Delay-Locked Loop
With Constant Acquisition Cycles Using a Resettable Delay
Line.
2014-15
No 2 ECSV002
A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual
Modulus Prescaler
2014-15
No 3 ECSV003
Runtime Thermal Management for 3-D Chip-
Multiprocessors With Hybrid SRAM/MRAM L2 Cache
2014-15
No 4 ECSV004
A 16-mW 8-Bit 1-GS/s Digital-Subranging ADC in 55-nm
CMOS
2014-15
No 5 ECSV005
A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal-
Independent Delta-I Noise DfT Scheme
2014-15
No 6 ECSV006
A GPU-Accelerated Parallel Shooting Algorithm for
Analysis of Radio Frequency and Microwave Integrated
Circuits
2014-15
No 7 ECSV007
A Low Complexity-High Throughput QC-LDPC Encoder 2014-15
No 8 ECSV008
A Method for Improving Power Grid Resilience to
Electromigration-Caused via Failures
2014-15
No 9 ECSV009
A Process-Variation Resilient Current Mode Logic With
Simultaneous Regulations for Time Constant, Voltage
Swing, Level Shifting, and DC Gain Using Time-Reference-
2014-15
E-Cruitment Solutions
FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING)
CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511)
MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com
Based Adaptive Biasing Chain
No 10 ECSV010
A Real-Time Motion-Feature-Extraction VLSI Employing
Digital-Pixel-Sensor-Based Parallel Architecture
2014-15
No 11 ECSV011
A Synergetic Use of Bloom Filters for Error Detection and
Correction
2014-15
No 12 ECSV012
Actively Alleviate Power Gating-Induced Power/Ground
Noise Using Parasitic Capacitance of On-Chip Memories in
MPSoC
2014-15
No 13 ECSV013
Parallel and Pipelined Architectures for Cyclic Convolution
by Block Circulant Formulation Using Low-Complexity
Short-Length Algorithms
2014-15
No 14 ECSV014
An 8 bit 0.3–0.8 V 0.2–40 MS/s 2-bit/Step SAR ADC With
Successively Activated Threshold Configuring Comparators
in 40 nm CMOS
2014-15
No 15 ECSV015
An Accuracy-Adjustment Fixed-Width Booth Multiplier
Based on Multilevel Conditional Probability
2014-15
No 16 ECSV016
Analysis and Characterization of Capacitance Variation
Using Capacitance Measurement Array
2014-15
No 17 ECSV017
Analysis and Design of a Low-Voltage, Low-Power, High-
Precision, Class-AB Current-Mode Subthreshold CMOS
Sample and Hold Circuit
2014-15
No 18 ECSV018
Analysis and Modeling of a Gain-Boosted N-Path 2014-15
E-Cruitment Solutions
FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING)
CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511)
MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com
Switched-Capacitor Bandpass Filter
No 19 ECSV019
Compensating Modeling Overlay Errors Using the
Weighted Least-Squares Estimation
2014-15
No 20 ECSV020
Compensating Modeling Overlay Errors Using the
Weighted Least-Squares Estimation
2014-15
No 21 ECSV021
Demonstrating HW–SW Transient Error Mitigation on the
Single-Chip Cloud Computer Data Plane
2014-15
No 22 ECSV022
Design of Self-Timed Reconfigurable Controllers for
Parallel Synchronization via Wagging
2014-15
No 23 ECSV023
Design Techniques to Improve Blocker Tolerance of
Continuous-Time __ ADCs
2014-15
No 24 ECSV024
Effects of Intermittent Faults on the Reliability of a Reduced
Instruction Set Computing (RISC) Microprocessor
2014-15
No 25 ECSV025
Efficient Hardware Architecture of ηT Pairing Accelerator
Over Characteristic Three
2014-15
No 26 ECSV026
Energy Efficiency Optimization Through Codesign of the
Transmitter and Receiver in High-Speed On-Chip
Interconnects
2014-15
No 27 ECSV027
Efficient Parallel Turbo-Decoding for High-Throughput
Wireless Systems
2014-15
No 28 ECSV028
Energy-Efficient Soft-Input Soft-Output Signal Detector for
Iterative MIMO Receivers
2014-15
E-Cruitment Solutions
FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING)
CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511)
MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com
No 29 ECSV029
Exploiting Same Tag Bits to Improve the Reliability of the
Cache Memories
2014-15
No 30 ECSV030
Fast and Wide Range Voltage Conversion in Multisupply
Voltage Designs
2014-15
No 31 ECSV031
Fast Design Optimization Through Simple Kriging
Metamodeling: A Sense Amplifier Case Study
2014-15
No 32 ECSV032
Fast Radix-10 Multiplication Using Redundant BCD Codes 2014-15
No 33 ECSV033
Fat-Tree-Based Optical Interconnection Networks Under
Crosstalk Noise Constraint
2014-15
No 34 ECSV034
Fast Sign Detection Algorithm for the RNS Moduli Set
{2n+1 − 1, 2n − 1, 2n}
2014-15
No 35 ECSV035
Fault Tolerant Parallel Filters Based on Error Correction
Codes
2014-15
No 36 ECSV036
Finite Alphabet Iterative Decoders for LDPC Codes:
Optimization, Architecture and Analysis
2014-15
No 37 ECSV037
Fully Reused VLSI Architecture of FM0/Manchester
Encoding Using SOLS Technique for DSRC Applications
2014-15
No 38 ECSV038
Functional Constraint Extraction From Register Transfer
Level for ATPG
2014-15
No 39 ECSV039
Hardware Efficient Mixed Radix-25/16/9 FFT for LTE
Systems
2014-15
No 40 ECSV040
Level-Converting Retention Flip-Flop for Reducing 2014-15
E-Cruitment Solutions
FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING)
CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511)
MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com
Standby Power in ZigBee SoCs
No 41 ECSV041
Low-Complexity Hardware Design for Fast Solving LSPs
With Coordinated Polynomial Solution
2014-15
No 42 ECSV042
Low-Cost Low-Power ASIC Solution for Both DAB+ and
DAB Audio Decoding
2014-15
No 43 ECSV043
Low-Cost Low-Power ASIC Solution for Both DAB+ and
DAB Audio Decoding
2014-15
No 44 ECSV044
Low-Energy Two-Stage Algorithm for High Efficacy
Epileptic Seizure Detection
2014-15
No 45 ECSV045
Low-Power Digital Signal Processor Architecture for
Wireless Sensor Nodes
2014-15
No 46 ECSV046
Novel Structures for Cyclic Convolution Using Improved
First-Order Moment Algorithm
2014-15
No 47 ECSV047
Parallel Thermal Analysis of 3-D Integrated Circuits With
Liquid Cooling on CPU-GPU Platforms
2014-15
No 48 ECSV048
Precise VLSI Architecture for AI Based 1-D/ 2-D Daub-6
Wavelet Filter Banks With Low Adder-Count
2014-15
No 49 ECSV049
Protein Alignment Systolic Array Throughput Optimization 2014-15
No 50 ECSV050
Quaternary Logic Lookup Table in Standard CMOS 2014-15
No 51 ECSV051
Designing a SAR-Based All-Digital Delay-Locked Loop
With Constant Acquisition Cycles Using a Resettable Delay
Line.
2014-15
E-Cruitment Solutions
FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING)
CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511)
MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com
No 52 ECSV052
A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual
Modulus Prescaler
2014-15

More Related Content

What's hot

Vlsi ieee 2014 be, b.tech_completed list(m)
Vlsi ieee 2014 be, b.tech_completed list(m)Vlsi ieee 2014 be, b.tech_completed list(m)
Vlsi ieee 2014 be, b.tech_completed list(m)
S3 Infotech IEEE Projects
 
isscc2017 28_7
isscc2017 28_7isscc2017 28_7
isscc2017 28_7
adcfan
 
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
ijsrd.com
 
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
IJERA Editor
 
Design flash adc 3bit (VHDL design)
Design flash adc 3bit (VHDL design)Design flash adc 3bit (VHDL design)
Design flash adc 3bit (VHDL design)
Rabab Muhammad
 
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATIONEMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
Piero Belforte
 
3BITFLASHADC
3BITFLASHADC3BITFLASHADC
3BITFLASHADC
Ankit Shivhare
 
Bit Serial multiplier using Verilog
Bit Serial multiplier using VerilogBit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
BhargavKatkam
 
VLSI Design of Low Power High Speed 4 Bit Resolution Pipeline ADC In Submicro...
VLSI Design of Low Power High Speed 4 Bit Resolution Pipeline ADC In Submicro...VLSI Design of Low Power High Speed 4 Bit Resolution Pipeline ADC In Submicro...
VLSI Design of Low Power High Speed 4 Bit Resolution Pipeline ADC In Submicro...
VLSICS Design
 
Vlsi Projects titles 2018 19
Vlsi Projects titles 2018 19Vlsi Projects titles 2018 19
Vlsi Projects titles 2018 19
Green Corner Tech,Nellore
 
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Ansys
 
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET-  	  Design and Implementation of High Speed, Low Power Charge Shared R...IRJET-  	  Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET Journal
 
Thermal Reliability for FinFET based Designs
Thermal Reliability for FinFET based DesignsThermal Reliability for FinFET based Designs
Thermal Reliability for FinFET based Designs
Ansys
 
Matlab / Projects / Project / Image processing list
Matlab / Projects / Project / Image processing listMatlab / Projects / Project / Image processing list
Matlab / Projects / Project / Image processing list
E2MATRIX
 

What's hot (14)

Vlsi ieee 2014 be, b.tech_completed list(m)
Vlsi ieee 2014 be, b.tech_completed list(m)Vlsi ieee 2014 be, b.tech_completed list(m)
Vlsi ieee 2014 be, b.tech_completed list(m)
 
isscc2017 28_7
isscc2017 28_7isscc2017 28_7
isscc2017 28_7
 
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
 
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
 
Design flash adc 3bit (VHDL design)
Design flash adc 3bit (VHDL design)Design flash adc 3bit (VHDL design)
Design flash adc 3bit (VHDL design)
 
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATIONEMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
 
3BITFLASHADC
3BITFLASHADC3BITFLASHADC
3BITFLASHADC
 
Bit Serial multiplier using Verilog
Bit Serial multiplier using VerilogBit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
 
VLSI Design of Low Power High Speed 4 Bit Resolution Pipeline ADC In Submicro...
VLSI Design of Low Power High Speed 4 Bit Resolution Pipeline ADC In Submicro...VLSI Design of Low Power High Speed 4 Bit Resolution Pipeline ADC In Submicro...
VLSI Design of Low Power High Speed 4 Bit Resolution Pipeline ADC In Submicro...
 
Vlsi Projects titles 2018 19
Vlsi Projects titles 2018 19Vlsi Projects titles 2018 19
Vlsi Projects titles 2018 19
 
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
 
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET-  	  Design and Implementation of High Speed, Low Power Charge Shared R...IRJET-  	  Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
 
Thermal Reliability for FinFET based Designs
Thermal Reliability for FinFET based DesignsThermal Reliability for FinFET based Designs
Thermal Reliability for FinFET based Designs
 
Matlab / Projects / Project / Image processing list
Matlab / Projects / Project / Image processing listMatlab / Projects / Project / Image processing list
Matlab / Projects / Project / Image processing list
 

Viewers also liked

Mains
MainsMains
EMBEDDED SYSTEM TITLES
EMBEDDED SYSTEM TITLESEMBEDDED SYSTEM TITLES
EMBEDDED SYSTEM TITLES
Shaikmeeran91
 
NETWORK SIMULATOR 2
NETWORK SIMULATOR 2NETWORK SIMULATOR 2
NETWORK SIMULATOR 2
Shaikmeeran91
 
CLOUD COMPUTING
CLOUD COMPUTING CLOUD COMPUTING
CLOUD COMPUTING
Shaikmeeran91
 
IMAGE PROCESSING TITLES
IMAGE PROCESSING TITLESIMAGE PROCESSING TITLES
IMAGE PROCESSING TITLES
Shaikmeeran91
 
с днем медицинского работника
с днем медицинского работникас днем медицинского работника
с днем медицинского работникаemhana2
 
LTG Analytics
LTG AnalyticsLTG Analytics
LTG Analytics
LTG_Exam_Prep
 
Empowering a mobile workforce By Jeromy Markwort for NLIT2011
Empowering a mobile workforce By Jeromy Markwort for NLIT2011Empowering a mobile workforce By Jeromy Markwort for NLIT2011
Empowering a mobile workforce By Jeromy Markwort for NLIT2011
jmarkwort
 
Prelims
Prelims Prelims
Small firm-Large firm relationships.
Small firm-Large firm relationships.Small firm-Large firm relationships.
Small firm-Large firm relationships.
t-ferrisw
 
Verbos modales giulia juarez ing industrial
Verbos modales giulia juarez ing industrialVerbos modales giulia juarez ing industrial
Verbos modales giulia juarez ing industrial
Giulia Juarez Hernandez
 
Кружок "ОриКириНори"
Кружок "ОриКириНори"Кружок "ОриКириНори"
Кружок "ОриКириНори"karganika
 
DIGITAL SIGNAL PROCESSING
DIGITAL SIGNAL PROCESSINGDIGITAL SIGNAL PROCESSING
DIGITAL SIGNAL PROCESSING
Shaikmeeran91
 
Leverage your network to improve asset management
Leverage your network to improve asset managementLeverage your network to improve asset management
Leverage your network to improve asset management
jmarkwort
 
106043 how to reap your harvest study notes
106043 how to reap your harvest study notes106043 how to reap your harvest study notes
106043 how to reap your harvest study notes
rodeodrive15
 
POWER ELECTRONICS
POWER ELECTRONICSPOWER ELECTRONICS
POWER ELECTRONICS
Shaikmeeran91
 
Lean IT: PNNL IT's Lean journey starts
Lean IT: PNNL IT's Lean journey startsLean IT: PNNL IT's Lean journey starts
Lean IT: PNNL IT's Lean journey starts
jmarkwort
 

Viewers also liked (17)

Mains
MainsMains
Mains
 
EMBEDDED SYSTEM TITLES
EMBEDDED SYSTEM TITLESEMBEDDED SYSTEM TITLES
EMBEDDED SYSTEM TITLES
 
NETWORK SIMULATOR 2
NETWORK SIMULATOR 2NETWORK SIMULATOR 2
NETWORK SIMULATOR 2
 
CLOUD COMPUTING
CLOUD COMPUTING CLOUD COMPUTING
CLOUD COMPUTING
 
IMAGE PROCESSING TITLES
IMAGE PROCESSING TITLESIMAGE PROCESSING TITLES
IMAGE PROCESSING TITLES
 
с днем медицинского работника
с днем медицинского работникас днем медицинского работника
с днем медицинского работника
 
LTG Analytics
LTG AnalyticsLTG Analytics
LTG Analytics
 
Empowering a mobile workforce By Jeromy Markwort for NLIT2011
Empowering a mobile workforce By Jeromy Markwort for NLIT2011Empowering a mobile workforce By Jeromy Markwort for NLIT2011
Empowering a mobile workforce By Jeromy Markwort for NLIT2011
 
Prelims
Prelims Prelims
Prelims
 
Small firm-Large firm relationships.
Small firm-Large firm relationships.Small firm-Large firm relationships.
Small firm-Large firm relationships.
 
Verbos modales giulia juarez ing industrial
Verbos modales giulia juarez ing industrialVerbos modales giulia juarez ing industrial
Verbos modales giulia juarez ing industrial
 
Кружок "ОриКириНори"
Кружок "ОриКириНори"Кружок "ОриКириНори"
Кружок "ОриКириНори"
 
DIGITAL SIGNAL PROCESSING
DIGITAL SIGNAL PROCESSINGDIGITAL SIGNAL PROCESSING
DIGITAL SIGNAL PROCESSING
 
Leverage your network to improve asset management
Leverage your network to improve asset managementLeverage your network to improve asset management
Leverage your network to improve asset management
 
106043 how to reap your harvest study notes
106043 how to reap your harvest study notes106043 how to reap your harvest study notes
106043 how to reap your harvest study notes
 
POWER ELECTRONICS
POWER ELECTRONICSPOWER ELECTRONICS
POWER ELECTRONICS
 
Lean IT: PNNL IT's Lean journey starts
Lean IT: PNNL IT's Lean journey startsLean IT: PNNL IT's Lean journey starts
Lean IT: PNNL IT's Lean journey starts
 

Similar to VLSI

2013 IEEE M.tech vlsi
2013 IEEE M.tech vlsi2013 IEEE M.tech vlsi
2013 IEEE M.tech vlsi
Vision Solutions
 
Nexgen tech vlsi 2016
Nexgen  tech vlsi 2016Nexgen  tech vlsi 2016
Nexgen tech vlsi 2016
Nexgen Technology
 
Vlsi titles 2014 2013 2012 2011
Vlsi titles 2014 2013 2012 2011Vlsi titles 2014 2013 2012 2011
Vlsi titles 2014 2013 2012 2011
vamsi_allamsetti
 
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
VLSICS Design
 
Lect2 up380 (100329)
Lect2 up380 (100329)Lect2 up380 (100329)
Lect2 up380 (100329)
aicdesign
 
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
IJERA Editor
 
Ieee 2015 2014 nexgen tech vlsi abstract
Ieee 2015 2014 nexgen  tech vlsi   abstractIeee 2015 2014 nexgen  tech vlsi   abstract
Ieee 2015 2014 nexgen tech vlsi abstract
Nexgen Technology
 
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
Nexgen Technology
 
Nexgen tech vlsi 2015 2014
Nexgen  tech vlsi 2015 2014Nexgen  tech vlsi 2015 2014
Nexgen tech vlsi 2015 2014
nexgentech
 
Vlsi projects
Vlsi projectsVlsi projects
Vlsi projects
shahu2212
 
Vlsi titles
Vlsi titlesVlsi titles
Vlsi titles
1pointertechnology
 
Ieee Vlsi Titles
Ieee Vlsi TitlesIeee Vlsi Titles
Ieee Vlsi Titles
pgembeddedsystem
 
M tech-2015 vlsi-new
M tech-2015 vlsi-newM tech-2015 vlsi-new
M tech-2015 vlsi-new
Aditya Undralla
 
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennaiIeee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
Nexgen Technology
 
Vlsi IEEE 2014 titles 2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
Vlsi IEEE 2014 titles  2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...Vlsi IEEE 2014 titles  2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
Vlsi IEEE 2014 titles 2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
S3 Infotech IEEE Projects
 
Vlsi 2015 2016 ieee project list-(v)_with abstract
Vlsi 2015 2016 ieee project list-(v)_with abstractVlsi 2015 2016 ieee project list-(v)_with abstract
Vlsi 2015 2016 ieee project list-(v)_with abstract
S3 Infotech IEEE Projects
 
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
IAEME Publication
 
Vlsi titles for 2014 15
Vlsi titles for 2014 15Vlsi titles for 2014 15
Vlsi titles for 2014 15
SD Pro Solutions
 
Ns2 table
Ns2 tableNs2 table
Ns2 table
ChandruSimbu
 
BULK IEEE 2014-15 PROJECTS LIST FOR NS2
 BULK IEEE 2014-15  PROJECTS LIST FOR NS2 BULK IEEE 2014-15  PROJECTS LIST FOR NS2
BULK IEEE 2014-15 PROJECTS LIST FOR NS2
Shane Saro
 

Similar to VLSI (20)

2013 IEEE M.tech vlsi
2013 IEEE M.tech vlsi2013 IEEE M.tech vlsi
2013 IEEE M.tech vlsi
 
Nexgen tech vlsi 2016
Nexgen  tech vlsi 2016Nexgen  tech vlsi 2016
Nexgen tech vlsi 2016
 
Vlsi titles 2014 2013 2012 2011
Vlsi titles 2014 2013 2012 2011Vlsi titles 2014 2013 2012 2011
Vlsi titles 2014 2013 2012 2011
 
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
 
Lect2 up380 (100329)
Lect2 up380 (100329)Lect2 up380 (100329)
Lect2 up380 (100329)
 
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
 
Ieee 2015 2014 nexgen tech vlsi abstract
Ieee 2015 2014 nexgen  tech vlsi   abstractIeee 2015 2014 nexgen  tech vlsi   abstract
Ieee 2015 2014 nexgen tech vlsi abstract
 
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
 
Nexgen tech vlsi 2015 2014
Nexgen  tech vlsi 2015 2014Nexgen  tech vlsi 2015 2014
Nexgen tech vlsi 2015 2014
 
Vlsi projects
Vlsi projectsVlsi projects
Vlsi projects
 
Vlsi titles
Vlsi titlesVlsi titles
Vlsi titles
 
Ieee Vlsi Titles
Ieee Vlsi TitlesIeee Vlsi Titles
Ieee Vlsi Titles
 
M tech-2015 vlsi-new
M tech-2015 vlsi-newM tech-2015 vlsi-new
M tech-2015 vlsi-new
 
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennaiIeee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
 
Vlsi IEEE 2014 titles 2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
Vlsi IEEE 2014 titles  2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...Vlsi IEEE 2014 titles  2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
Vlsi IEEE 2014 titles 2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
 
Vlsi 2015 2016 ieee project list-(v)_with abstract
Vlsi 2015 2016 ieee project list-(v)_with abstractVlsi 2015 2016 ieee project list-(v)_with abstract
Vlsi 2015 2016 ieee project list-(v)_with abstract
 
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
 
Vlsi titles for 2014 15
Vlsi titles for 2014 15Vlsi titles for 2014 15
Vlsi titles for 2014 15
 
Ns2 table
Ns2 tableNs2 table
Ns2 table
 
BULK IEEE 2014-15 PROJECTS LIST FOR NS2
 BULK IEEE 2014-15  PROJECTS LIST FOR NS2 BULK IEEE 2014-15  PROJECTS LIST FOR NS2
BULK IEEE 2014-15 PROJECTS LIST FOR NS2
 

Recently uploaded

TIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptxTIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptx
CVCSOfficial
 
一比一原版(osu毕业证书)美国俄勒冈州立大学毕业证如何办理
一比一原版(osu毕业证书)美国俄勒冈州立大学毕业证如何办理一比一原版(osu毕业证书)美国俄勒冈州立大学毕业证如何办理
一比一原版(osu毕业证书)美国俄勒冈州立大学毕业证如何办理
upoux
 
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
MadhavJungKarki
 
smart pill dispenser is designed to improve medication adherence and safety f...
smart pill dispenser is designed to improve medication adherence and safety f...smart pill dispenser is designed to improve medication adherence and safety f...
smart pill dispenser is designed to improve medication adherence and safety f...
um7474492
 
Digital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptxDigital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptx
aryanpankaj78
 
Mechatronics material . Mechanical engineering
Mechatronics material . Mechanical engineeringMechatronics material . Mechanical engineering
Mechatronics material . Mechanical engineering
sachin chaurasia
 
Applications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdfApplications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdf
Atif Razi
 
LLM Fine Tuning with QLoRA Cassandra Lunch 4, presented by Anant
LLM Fine Tuning with QLoRA Cassandra Lunch 4, presented by AnantLLM Fine Tuning with QLoRA Cassandra Lunch 4, presented by Anant
LLM Fine Tuning with QLoRA Cassandra Lunch 4, presented by Anant
Anant Corporation
 
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
shadow0702a
 
5G Radio Network Througput Problem Analysis HCIA.pdf
5G Radio Network Througput Problem Analysis HCIA.pdf5G Radio Network Througput Problem Analysis HCIA.pdf
5G Radio Network Througput Problem Analysis HCIA.pdf
AlvianRamadhani5
 
NATURAL DEEP EUTECTIC SOLVENTS AS ANTI-FREEZING AGENT
NATURAL DEEP EUTECTIC SOLVENTS AS ANTI-FREEZING AGENTNATURAL DEEP EUTECTIC SOLVENTS AS ANTI-FREEZING AGENT
NATURAL DEEP EUTECTIC SOLVENTS AS ANTI-FREEZING AGENT
Addu25809
 
OOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming languageOOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming language
PreethaV16
 
Open Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surfaceOpen Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surface
Indrajeet sahu
 
Generative AI Use cases applications solutions and implementation.pdf
Generative AI Use cases applications solutions and implementation.pdfGenerative AI Use cases applications solutions and implementation.pdf
Generative AI Use cases applications solutions and implementation.pdf
mahaffeycheryld
 
Zener Diode and its V-I Characteristics and Applications
Zener Diode and its V-I Characteristics and ApplicationsZener Diode and its V-I Characteristics and Applications
Zener Diode and its V-I Characteristics and Applications
Shiny Christobel
 
Supermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdfSupermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdf
Kamal Acharya
 
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
Paris Salesforce Developer Group
 
ITSM Integration with MuleSoft.pptx
ITSM  Integration with MuleSoft.pptxITSM  Integration with MuleSoft.pptx
ITSM Integration with MuleSoft.pptx
VANDANAMOHANGOUDA
 
P5 Working Drawings.pdf floor plan, civil
P5 Working Drawings.pdf floor plan, civilP5 Working Drawings.pdf floor plan, civil
P5 Working Drawings.pdf floor plan, civil
AnasAhmadNoor
 
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
ijseajournal
 

Recently uploaded (20)

TIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptxTIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptx
 
一比一原版(osu毕业证书)美国俄勒冈州立大学毕业证如何办理
一比一原版(osu毕业证书)美国俄勒冈州立大学毕业证如何办理一比一原版(osu毕业证书)美国俄勒冈州立大学毕业证如何办理
一比一原版(osu毕业证书)美国俄勒冈州立大学毕业证如何办理
 
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
 
smart pill dispenser is designed to improve medication adherence and safety f...
smart pill dispenser is designed to improve medication adherence and safety f...smart pill dispenser is designed to improve medication adherence and safety f...
smart pill dispenser is designed to improve medication adherence and safety f...
 
Digital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptxDigital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptx
 
Mechatronics material . Mechanical engineering
Mechatronics material . Mechanical engineeringMechatronics material . Mechanical engineering
Mechatronics material . Mechanical engineering
 
Applications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdfApplications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdf
 
LLM Fine Tuning with QLoRA Cassandra Lunch 4, presented by Anant
LLM Fine Tuning with QLoRA Cassandra Lunch 4, presented by AnantLLM Fine Tuning with QLoRA Cassandra Lunch 4, presented by Anant
LLM Fine Tuning with QLoRA Cassandra Lunch 4, presented by Anant
 
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
 
5G Radio Network Througput Problem Analysis HCIA.pdf
5G Radio Network Througput Problem Analysis HCIA.pdf5G Radio Network Througput Problem Analysis HCIA.pdf
5G Radio Network Througput Problem Analysis HCIA.pdf
 
NATURAL DEEP EUTECTIC SOLVENTS AS ANTI-FREEZING AGENT
NATURAL DEEP EUTECTIC SOLVENTS AS ANTI-FREEZING AGENTNATURAL DEEP EUTECTIC SOLVENTS AS ANTI-FREEZING AGENT
NATURAL DEEP EUTECTIC SOLVENTS AS ANTI-FREEZING AGENT
 
OOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming languageOOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming language
 
Open Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surfaceOpen Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surface
 
Generative AI Use cases applications solutions and implementation.pdf
Generative AI Use cases applications solutions and implementation.pdfGenerative AI Use cases applications solutions and implementation.pdf
Generative AI Use cases applications solutions and implementation.pdf
 
Zener Diode and its V-I Characteristics and Applications
Zener Diode and its V-I Characteristics and ApplicationsZener Diode and its V-I Characteristics and Applications
Zener Diode and its V-I Characteristics and Applications
 
Supermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdfSupermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdf
 
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
 
ITSM Integration with MuleSoft.pptx
ITSM  Integration with MuleSoft.pptxITSM  Integration with MuleSoft.pptx
ITSM Integration with MuleSoft.pptx
 
P5 Working Drawings.pdf floor plan, civil
P5 Working Drawings.pdf floor plan, civilP5 Working Drawings.pdf floor plan, civil
P5 Working Drawings.pdf floor plan, civil
 
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
 

VLSI

  • 1. E-Cruitment Solutions FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING) CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511) MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com S.No Project Code TITLE YEAR No 1 ECSV001 Designing a SAR-Based All-Digital Delay-Locked Loop With Constant Acquisition Cycles Using a Resettable Delay Line. 2014-15 No 2 ECSV002 A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual Modulus Prescaler 2014-15 No 3 ECSV003 Runtime Thermal Management for 3-D Chip- Multiprocessors With Hybrid SRAM/MRAM L2 Cache 2014-15 No 4 ECSV004 A 16-mW 8-Bit 1-GS/s Digital-Subranging ADC in 55-nm CMOS 2014-15 No 5 ECSV005 A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal- Independent Delta-I Noise DfT Scheme 2014-15 No 6 ECSV006 A GPU-Accelerated Parallel Shooting Algorithm for Analysis of Radio Frequency and Microwave Integrated Circuits 2014-15 No 7 ECSV007 A Low Complexity-High Throughput QC-LDPC Encoder 2014-15 No 8 ECSV008 A Method for Improving Power Grid Resilience to Electromigration-Caused via Failures 2014-15 No 9 ECSV009 A Process-Variation Resilient Current Mode Logic With Simultaneous Regulations for Time Constant, Voltage Swing, Level Shifting, and DC Gain Using Time-Reference- 2014-15
  • 2. E-Cruitment Solutions FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING) CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511) MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com Based Adaptive Biasing Chain No 10 ECSV010 A Real-Time Motion-Feature-Extraction VLSI Employing Digital-Pixel-Sensor-Based Parallel Architecture 2014-15 No 11 ECSV011 A Synergetic Use of Bloom Filters for Error Detection and Correction 2014-15 No 12 ECSV012 Actively Alleviate Power Gating-Induced Power/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC 2014-15 No 13 ECSV013 Parallel and Pipelined Architectures for Cyclic Convolution by Block Circulant Formulation Using Low-Complexity Short-Length Algorithms 2014-15 No 14 ECSV014 An 8 bit 0.3–0.8 V 0.2–40 MS/s 2-bit/Step SAR ADC With Successively Activated Threshold Configuring Comparators in 40 nm CMOS 2014-15 No 15 ECSV015 An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability 2014-15 No 16 ECSV016 Analysis and Characterization of Capacitance Variation Using Capacitance Measurement Array 2014-15 No 17 ECSV017 Analysis and Design of a Low-Voltage, Low-Power, High- Precision, Class-AB Current-Mode Subthreshold CMOS Sample and Hold Circuit 2014-15 No 18 ECSV018 Analysis and Modeling of a Gain-Boosted N-Path 2014-15
  • 3. E-Cruitment Solutions FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING) CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511) MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com Switched-Capacitor Bandpass Filter No 19 ECSV019 Compensating Modeling Overlay Errors Using the Weighted Least-Squares Estimation 2014-15 No 20 ECSV020 Compensating Modeling Overlay Errors Using the Weighted Least-Squares Estimation 2014-15 No 21 ECSV021 Demonstrating HW–SW Transient Error Mitigation on the Single-Chip Cloud Computer Data Plane 2014-15 No 22 ECSV022 Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging 2014-15 No 23 ECSV023 Design Techniques to Improve Blocker Tolerance of Continuous-Time __ ADCs 2014-15 No 24 ECSV024 Effects of Intermittent Faults on the Reliability of a Reduced Instruction Set Computing (RISC) Microprocessor 2014-15 No 25 ECSV025 Efficient Hardware Architecture of ηT Pairing Accelerator Over Characteristic Three 2014-15 No 26 ECSV026 Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects 2014-15 No 27 ECSV027 Efficient Parallel Turbo-Decoding for High-Throughput Wireless Systems 2014-15 No 28 ECSV028 Energy-Efficient Soft-Input Soft-Output Signal Detector for Iterative MIMO Receivers 2014-15
  • 4. E-Cruitment Solutions FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING) CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511) MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com No 29 ECSV029 Exploiting Same Tag Bits to Improve the Reliability of the Cache Memories 2014-15 No 30 ECSV030 Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs 2014-15 No 31 ECSV031 Fast Design Optimization Through Simple Kriging Metamodeling: A Sense Amplifier Case Study 2014-15 No 32 ECSV032 Fast Radix-10 Multiplication Using Redundant BCD Codes 2014-15 No 33 ECSV033 Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint 2014-15 No 34 ECSV034 Fast Sign Detection Algorithm for the RNS Moduli Set {2n+1 − 1, 2n − 1, 2n} 2014-15 No 35 ECSV035 Fault Tolerant Parallel Filters Based on Error Correction Codes 2014-15 No 36 ECSV036 Finite Alphabet Iterative Decoders for LDPC Codes: Optimization, Architecture and Analysis 2014-15 No 37 ECSV037 Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications 2014-15 No 38 ECSV038 Functional Constraint Extraction From Register Transfer Level for ATPG 2014-15 No 39 ECSV039 Hardware Efficient Mixed Radix-25/16/9 FFT for LTE Systems 2014-15 No 40 ECSV040 Level-Converting Retention Flip-Flop for Reducing 2014-15
  • 5. E-Cruitment Solutions FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING) CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511) MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com Standby Power in ZigBee SoCs No 41 ECSV041 Low-Complexity Hardware Design for Fast Solving LSPs With Coordinated Polynomial Solution 2014-15 No 42 ECSV042 Low-Cost Low-Power ASIC Solution for Both DAB+ and DAB Audio Decoding 2014-15 No 43 ECSV043 Low-Cost Low-Power ASIC Solution for Both DAB+ and DAB Audio Decoding 2014-15 No 44 ECSV044 Low-Energy Two-Stage Algorithm for High Efficacy Epileptic Seizure Detection 2014-15 No 45 ECSV045 Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes 2014-15 No 46 ECSV046 Novel Structures for Cyclic Convolution Using Improved First-Order Moment Algorithm 2014-15 No 47 ECSV047 Parallel Thermal Analysis of 3-D Integrated Circuits With Liquid Cooling on CPU-GPU Platforms 2014-15 No 48 ECSV048 Precise VLSI Architecture for AI Based 1-D/ 2-D Daub-6 Wavelet Filter Banks With Low Adder-Count 2014-15 No 49 ECSV049 Protein Alignment Systolic Array Throughput Optimization 2014-15 No 50 ECSV050 Quaternary Logic Lookup Table in Standard CMOS 2014-15 No 51 ECSV051 Designing a SAR-Based All-Digital Delay-Locked Loop With Constant Acquisition Cycles Using a Resettable Delay Line. 2014-15
  • 6. E-Cruitment Solutions FINAL YEAR IEEE PROJECTS TITLES 2014-2015(DIGITAL SIGNAL PROCESSING) CONTACT: PRAVEEN KUMAR. L (+91 – 9626110101,+91 – 9751442511) MAIL ID: sunsid1989@gmail.com, tech@ecruitments.com No 52 ECSV052 A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual Modulus Prescaler 2014-15