Analog-to-digital converters (ADCs) are key design blocks and are currently adopted in many application fields to improve digital systems, which achieve superior performances with respect to analog solutions. Application such as wireless communication and digital audio and video have created the need for costeffective data converters that will achieve higher speed and resolution. Widespread usage confers great importance to the design activities, which nowadays largely contributes to the production cost in integrated circuit devices (ICs). Various examples of ADC applications can be found in data acquisition systems, measurement systems and digital communication systems also imaging, instrumentation systems. Since the ADC has a continuous, infinite –valued signal as its input, the important analog points on the transfer curve x-axis for an ADC are the ones that corresponding to changes in the digital output word. These input transitions determine the amount of INL and DNL associated with the converter. Hence, we have to considered all the parameters and improving the associated performance may significantly reduce the industrial cost of an ADC manufacturing process and improved the resolution and design specially power consumption . The paper presents a design of 4 bit Pipeline ADC with low power dissipation mplemented in <0.18µm.
HIGH SPEED CONTINUOUS-TIME BANDPASS Σ∆ ADC FOR MIXED SIGNAL VLSI CHIPSVLSICS Design
With the unremitting progress in VLSI technology, there is a commensurate increase in performance demand on analog to digital converter and are now being applied to wideband communication systems. sigma Delta (Σ∆) converter is a popular technique for obtaining high resolution with relatively small bandwidth. Σ∆ ADCs which trade sampling speed for resolution can benefit from the speed advantages of nm-CMOS technologies. This paper compares various Band pass sigma Delta ADC architectures, both
continuous-time and discrete-time, in respect of power consumption and SNDR. Design of 2nd order multibit continuous time band pass Σ∆ modulator is discussed with the methods to resolve DAC non-idealities.
This paper presents a novel approach for completely test enable feature and low-voltage delta– sigma analog-to-digital (A/D) converters for cutting edge wireless applications. Oversampling feature of ADCs and DACs is enough to meet the requirement related to in-band and adjacent channel leakage ratio (ACLR) execution of 3G/4G portable radio. The quantization noise which is not filtered in ADC is addressed. We have achieved work power-optimization and test enable feature of oversampling ADC is uses in design and simulation so that the problem of quantization error in continues time sigma delta ADC is solved. This paper suggests support to designer for selecting appropriate topologies with various channel arrangements, number of bits and oversampling issues. A test enable feature of CT A/D is presented introducing the test signal generation (TSG) and the COrdinate Rotation Digital Computer (CORDIC) for evaluating the performance of ADC. This helps in addressing the challenge of 4G and upcoming 5G wireless radio. System level plan of a delta–sigma modulator ADC for 4G radios is studied.
IOSR Journal of Electronics and Communication Engineering(IOSR-JECE) is an open access international journal that provides rapid publication (within a month) of articles in all areas of electronics and communication engineering and its applications. The journal welcomes publications of high quality papers on theoretical developments and practical applications in electronics and communication engineering. Original research papers, state-of-the-art reviews, and high quality technical notes are invited for publications.
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085IJERA Editor
The need constantly exists for converters with higher resolution, faster conversion speeds and lower power dissipation. High-speed analog to digital converters (ADC’s) have been based on flash architecture, because all comparators sample the analog input voltage simultaneously, this ADC is thus inherently fast. Unfortunately, flash ADC requires 2N - 1 comparators to convert N bit digital code from an analog sample. This makes flash ADC’s unsuitable for high-resolution applications. This paper demonstrates a simple technique to enhance resolution of flash ADC’s that require as few as 256 comparators for 12-bit conversion. In this approach, the analog input range is partitioned into 256 quantization cells, separated by 255 boundary points. An 8-bit binary code 00000000 to 11111111 is assigned to each cell. A 12-bit flash converter requires 4096 comparators, while proposed technique reduces number of comparator requirements to only 256 for 12- bit conversion. Therefore, this technique is best suitable when high speed combined with high resolution is required. Result of 12-bit prototype is presented.
Delta-sigma ADC modulator for multibit data converters using passive adder en...journalBEEI
This paper introduces a multi-bit data converters (MDC) modulator of the 2nd order delta-sigma analog-to-digital converter use the passive adder proposed. The noise shaping quantizer can provide feedback that has generated quantization noise and perform additional shaping noise first-order by coupling noise method.Thus, two Integrator's with ring amplifier and the MDC is shaped by noise coupling quantizer know the 2nd-order noise coupled with somewhat of a DAC modulator. At a summing point, the inputs are summed and then filtered with a low pass filter. A cyclic second order response is generated with a data weighted averaging (DWA) technique in which the DACs ' outputs are limited to one of two states in the noise shaping responses. Mainly as a result of the harmonic distortion in circuits of amplifier. Transistor rate is equipped for the fully differential switched condenser integrator used, a comparator and DWA. The modulator with proposed DWA design, almost quarterly improved timing margin. A simulated SNDR of 92dB is obtained at 20 MHz sampling frequency; while a sinusoidal output of 4.112 dBFS is tested at 90µs besides 20 MHz as the bandwidth. The power consumption is 0.33 mW while the voltage of the supply is 1.2V.
HIGH SPEED CONTINUOUS-TIME BANDPASS Σ∆ ADC FOR MIXED SIGNAL VLSI CHIPSVLSICS Design
With the unremitting progress in VLSI technology, there is a commensurate increase in performance demand on analog to digital converter and are now being applied to wideband communication systems. sigma Delta (Σ∆) converter is a popular technique for obtaining high resolution with relatively small bandwidth. Σ∆ ADCs which trade sampling speed for resolution can benefit from the speed advantages of nm-CMOS technologies. This paper compares various Band pass sigma Delta ADC architectures, both
continuous-time and discrete-time, in respect of power consumption and SNDR. Design of 2nd order multibit continuous time band pass Σ∆ modulator is discussed with the methods to resolve DAC non-idealities.
This paper presents a novel approach for completely test enable feature and low-voltage delta– sigma analog-to-digital (A/D) converters for cutting edge wireless applications. Oversampling feature of ADCs and DACs is enough to meet the requirement related to in-band and adjacent channel leakage ratio (ACLR) execution of 3G/4G portable radio. The quantization noise which is not filtered in ADC is addressed. We have achieved work power-optimization and test enable feature of oversampling ADC is uses in design and simulation so that the problem of quantization error in continues time sigma delta ADC is solved. This paper suggests support to designer for selecting appropriate topologies with various channel arrangements, number of bits and oversampling issues. A test enable feature of CT A/D is presented introducing the test signal generation (TSG) and the COrdinate Rotation Digital Computer (CORDIC) for evaluating the performance of ADC. This helps in addressing the challenge of 4G and upcoming 5G wireless radio. System level plan of a delta–sigma modulator ADC for 4G radios is studied.
IOSR Journal of Electronics and Communication Engineering(IOSR-JECE) is an open access international journal that provides rapid publication (within a month) of articles in all areas of electronics and communication engineering and its applications. The journal welcomes publications of high quality papers on theoretical developments and practical applications in electronics and communication engineering. Original research papers, state-of-the-art reviews, and high quality technical notes are invited for publications.
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085IJERA Editor
The need constantly exists for converters with higher resolution, faster conversion speeds and lower power dissipation. High-speed analog to digital converters (ADC’s) have been based on flash architecture, because all comparators sample the analog input voltage simultaneously, this ADC is thus inherently fast. Unfortunately, flash ADC requires 2N - 1 comparators to convert N bit digital code from an analog sample. This makes flash ADC’s unsuitable for high-resolution applications. This paper demonstrates a simple technique to enhance resolution of flash ADC’s that require as few as 256 comparators for 12-bit conversion. In this approach, the analog input range is partitioned into 256 quantization cells, separated by 255 boundary points. An 8-bit binary code 00000000 to 11111111 is assigned to each cell. A 12-bit flash converter requires 4096 comparators, while proposed technique reduces number of comparator requirements to only 256 for 12- bit conversion. Therefore, this technique is best suitable when high speed combined with high resolution is required. Result of 12-bit prototype is presented.
Delta-sigma ADC modulator for multibit data converters using passive adder en...journalBEEI
This paper introduces a multi-bit data converters (MDC) modulator of the 2nd order delta-sigma analog-to-digital converter use the passive adder proposed. The noise shaping quantizer can provide feedback that has generated quantization noise and perform additional shaping noise first-order by coupling noise method.Thus, two Integrator's with ring amplifier and the MDC is shaped by noise coupling quantizer know the 2nd-order noise coupled with somewhat of a DAC modulator. At a summing point, the inputs are summed and then filtered with a low pass filter. A cyclic second order response is generated with a data weighted averaging (DWA) technique in which the DACs ' outputs are limited to one of two states in the noise shaping responses. Mainly as a result of the harmonic distortion in circuits of amplifier. Transistor rate is equipped for the fully differential switched condenser integrator used, a comparator and DWA. The modulator with proposed DWA design, almost quarterly improved timing margin. A simulated SNDR of 92dB is obtained at 20 MHz sampling frequency; while a sinusoidal output of 4.112 dBFS is tested at 90µs besides 20 MHz as the bandwidth. The power consumption is 0.33 mW while the voltage of the supply is 1.2V.
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
Negative image amplifier technique for performance enhancement of ultra wideb...IJECEIAES
The paper aims at designing of two stage cascaded ultra-wideband (UWB) low noise amplifier (LNA) by using negative image amplifier technique. The objective of this article is to show the performance improvement using negative image amplifier technique and realization of negative valued lumped elements into microstrip line geometry. The innovative technique to realize the negative lumped elements are carried out by using Richard’s Transformation and transmission line calculation. The AWR microwave office tool is used to obtain characteristics of UWB LNA design with hybrid microwave integrated circuit (HMIC) technology. The 2-stage cascaded LNA design using negative image amplifier technique achieves average gain of 23dB gain and low noise figure of less than 2dB with return loss less than -8dB for UWB 3-10GHz. The Proper bias circuit is extracted using DC characteristics of transistor at biasing point 2V, 20mA and discussed in detail with LNA layout. The negative image matching technique is applied for both input and output matching network. This work will be useful for all low power UWB wireless receiver applications.
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...VLSICS Design
In this paper an optimized hardware co-simulation approach is presented to design & implement GSM based digital down convertor for Software Defined Radios. The proposed DDC is implemented using optimal equiripple technique to reduce the resource requirement. A computationally efficient polyphase decomposition structure is used to improve the hardware complexity of the overall design. The proposed model is implemented by using embedded multipliers, LUTs and BRAMs of target device to enhance the system performance in terms of speed and area. The DDC model is designed and simulated with Simulink and Xilinx System Generator, synthesized with Xilinx Synthesis Tool (XST) and implemented on Virtex-II Pro based xc2vp30-7ff896 FPGA device. The results show that proposed design can operate at maximum frequency of 160 MHz by consuming power of 0.34004W 25 °C junction temperature. The proposed design is consuming very less resources available on target device to provide cost effective solution for SDR based wireless applications.
Multi Channel Multi Clock Frequency Speed Rate Real Time Industrial Standard ...theijes
The Aim is for HDL Design Architecture and Implementation of Multi clock frequency synchronized real time industrial standard parallel Hi-tech PRBS CDMA Transceiver Bus Array ASIC SOC /Card for Ultra high Speed real time Industrial Communication Interface Cards/Products like Data Acquisition and Tracking of wireless Data Communication Protocol Interface Cards/SOC’s like Data Serializer, De-serializer, Data Communication Protocol interface ADD on cards/Products, FPGA Cards of Different Data Transfer Baud rate. This Design Consists of multiple parallel C.D.M.A Transmitters and Receiver ASIC I.P Cores , Data Transmission and Reception done by Different Clock Frequencies operated at Mega/Giga / Tera/ Peta/Exa/Zetta/Yotta/Xona/Weka Clock Frequencies. Data Transmission Speed In terms Mega/Giga/Tera/Peta/Exa/Zetta/Yotta/Xona/Weka Bytes/Frames/Super Frames etc. and also Data transmitter and receiver consists of base band signal and Carrier signal generators, Channel Encoder, Decoder, Modulator and Demodulator generates modulation and Demodulation signal by spreading and dispreading through different communication frequency spread Spectrum techniques DSSS Communication, FH , Chaos for high Bandwidth , the design done through parallel distributed computing technique, data transmission and reception done parallel for various data interface cards of different data transfer speed. In this design transmission and reception done by different PRBS Data Pattern Sequences like 2e7 -1, 2e10 -1, 2e15 -1, 2e23 -1, 2e31 -1, 2e48 -1, 2e52 -1, 2e63 -1 etc. H.D.L FPGA Industrial Software Design Flow Process Implementation Done by either Xilinx/Altera. Programming Done by Verilog /VHDL Software and Simulation, Synthesis, ASIC Floor planning and Placement and routing, Reconfiguration and Debugging Done Xilinx ISE 9.2i/10.1i EDA Software and Xilinx /Altera FPGA Development Board/Kit.
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...IOSR Journals
In wireless communication system transmitted signals are subjected to multiple reflections,
diffractions and attenuation caused by obstacles such as buildings and hills, etc. At the receiver end, multiple
copies of the transmitted signal are received that arrive at clearly distinguishable time instants and are faded by
signal cancellation. Rake receiver is a technique to combine these so called multi-paths [2] by utilizing multiple
correlation receivers allocated to those delay positions on which the significant energy arrives which achieves a
significant improvement in the SNR of the output signal. This paper shows how the rake, including dispreading
and descrambling could be replaced by a receiver that can be implemented on a CORDIC based hardware
architecture. The performance in conjunction with the computational requirements of the receiver is widely
adjustable which is significantly better than that of the conventional rake receiver
Design and Implementation of Low Power High Speed Symmetric Decoder Structure...Dr. Amarjeet Singh
The key objective of this project is to design a
decoder which can be used for hardware purposes.
Hardware, here accompanies with software which is more
we can discuss as a Software Defined Radio application. The
decoder implemented here offers to new radio equipment
(SDR), the flexibility of a programmable system. Nowadays,
the behavior of a communication system can be modified by
simply changing its software. Large tree decoder is made by
reusing smaller similar sub-modules. Thus the structure is
symmetric. The symmetric and regular structure of tree
decoder makes the system a less complexity one. The
structure obeys regularity and modularity concepts of VLSI
circuit, thus is easy to fabricate using cell library elements.
Design a Tree Decoder proposed architecture for SDR
application on FPGA. The Structures made here are
hardware synthesizable on FPGA board and are done in a
respective manner. The design to be implementing by using
Verilog-HDL language. The Simulation and Synthesis by
using Xilinx Vivado design suite.
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...IAEME Publication
The primary motivation of the work presented in this paper is to significantly reduce power consumption in pipe lined ADCs using Switched Capacitance based MDAC with Opamp Sharing configuration. ADC power reduction enables longer battery life in mobile applications, and lower cost packaging in wired applications.For conventional ADCs differential amplifiers dominate the power dissipation in most high-speed analog to digital conversion applications. This work presents a 9 stage, 10-bit Pipe lined ADC with Error Correction Algorithm which achieves the dynamic power consumption of 138.38 mW for 25 MS/s sampling rate at a 1.8V supply voltage in GPDK 180nm CMOS. All the sub-blocks to generate top level Pipe lined ADC have been designed in Cadence environment and simulated to output parameters in Cadence Spectre and MATLAB. Designed ADC achieves 63.17 dB SFDR, INL of 0.35 LSB and DNL of 0.5 LSB.
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...VLSICS Design
This work presents three different approaches which eliminates the resistor ladder completely and hence
reduce the power demand drastically of a Analog to Digital Converter. The first approach is Switched
Inverter Scheme (SIS) ADC; The test result obtained for it on 45nm technology indicates an offset error of
0.014 LSB. The full scale error is of -0.112LSB. The gain error is of 0.07 LSB, actual full scale range of
0.49V, worst case DNL & INL each of -0.3V. The power dissipation for the SIS ADC is 207.987 μwatts;
Power delay product (PDP) is 415.9 fWs, and the area is 1.89μm2. The second and third approaches are
clocked SIS ADC and Sleep transistor SIS ADC. Both of them show significant improvement in power
dissipation as 57.5% & 71% respectively. Whereas PDP is 229.7 fWs and area is 0.05 μm2 for Clocked SIS
ADC and 107.3 fWs & 1.94 μm2 for Sleep transistor SIS ADC.
Design of Low Power High Speed 4-Bit TIQ Based CMOS Flash ADCAman JanGra
The analog-to-digital converter (ADC) is an essential part of systemon-
chip (SoC) products because it bridges the gap between the analog physical
world and the digital logical world. In the digital domain, low power and low
voltage requirements are becoming more important issues as the channel length
of MOSFET shrinks below 0.25 sub-micron values. SoC trends force ADCs to
be integrated on the chip with other digital circuits. These trends present new
challenges in ADC circuit design. This paper investigates high speed, low
power, and low voltage CMOS flash ADCs for SoC applications.
Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADCIDES Editor
The continued speed improvement of serial links
and appearance of new communication technologies, such as
ultra-wideband (UWB), have introduced increasing demands
on the speed and power specifications of high-speed low-tomedium
resolution analog-to-digital converters (ADCs).This
paper presents the design of high speed and ultra low power
comparator of a 4-bit ADC. The comparator used is Threshold
Inverter Quantization (TIQ) consuming less than 145μW power
with the input frequency of 1GHz and is designed using
standard CMOS (Complementary Metal Oxide
Semiconductor) technology. The power supply voltage is 0.7V
minimum which makes this design adaptable to wide variety
of System-on-Chip (SoC) applications. The complete design of
ADC is clockless which reduces the electromagnetic
interference and gives better modularity. The ADC is targeted
for 45nm as it was the mainstream CMOS technology, at the
beginning of this research. However, the circuit should be
portable to smaller feature size CMOS technologies with lower
supply voltages.
A 8-bit high speed ADC using Intel μP 8085IJERD Editor
An 8-bit ADC Architecture of is proposed, it uses 16 comparators and produces 8-bit digital code in half the time as that of successive approximation technique. In this approach, the analog input range is partitioned into 16 quantization cells, separated by 15 boundary points. A 4-bit binary code 0000 to 1111 is assigned to each cell. The results show that the ADC exhibits a maximum DNL of 0.49LSB and a maximum INL of 0.51LSB.
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
Negative image amplifier technique for performance enhancement of ultra wideb...IJECEIAES
The paper aims at designing of two stage cascaded ultra-wideband (UWB) low noise amplifier (LNA) by using negative image amplifier technique. The objective of this article is to show the performance improvement using negative image amplifier technique and realization of negative valued lumped elements into microstrip line geometry. The innovative technique to realize the negative lumped elements are carried out by using Richard’s Transformation and transmission line calculation. The AWR microwave office tool is used to obtain characteristics of UWB LNA design with hybrid microwave integrated circuit (HMIC) technology. The 2-stage cascaded LNA design using negative image amplifier technique achieves average gain of 23dB gain and low noise figure of less than 2dB with return loss less than -8dB for UWB 3-10GHz. The Proper bias circuit is extracted using DC characteristics of transistor at biasing point 2V, 20mA and discussed in detail with LNA layout. The negative image matching technique is applied for both input and output matching network. This work will be useful for all low power UWB wireless receiver applications.
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...VLSICS Design
In this paper an optimized hardware co-simulation approach is presented to design & implement GSM based digital down convertor for Software Defined Radios. The proposed DDC is implemented using optimal equiripple technique to reduce the resource requirement. A computationally efficient polyphase decomposition structure is used to improve the hardware complexity of the overall design. The proposed model is implemented by using embedded multipliers, LUTs and BRAMs of target device to enhance the system performance in terms of speed and area. The DDC model is designed and simulated with Simulink and Xilinx System Generator, synthesized with Xilinx Synthesis Tool (XST) and implemented on Virtex-II Pro based xc2vp30-7ff896 FPGA device. The results show that proposed design can operate at maximum frequency of 160 MHz by consuming power of 0.34004W 25 °C junction temperature. The proposed design is consuming very less resources available on target device to provide cost effective solution for SDR based wireless applications.
Multi Channel Multi Clock Frequency Speed Rate Real Time Industrial Standard ...theijes
The Aim is for HDL Design Architecture and Implementation of Multi clock frequency synchronized real time industrial standard parallel Hi-tech PRBS CDMA Transceiver Bus Array ASIC SOC /Card for Ultra high Speed real time Industrial Communication Interface Cards/Products like Data Acquisition and Tracking of wireless Data Communication Protocol Interface Cards/SOC’s like Data Serializer, De-serializer, Data Communication Protocol interface ADD on cards/Products, FPGA Cards of Different Data Transfer Baud rate. This Design Consists of multiple parallel C.D.M.A Transmitters and Receiver ASIC I.P Cores , Data Transmission and Reception done by Different Clock Frequencies operated at Mega/Giga / Tera/ Peta/Exa/Zetta/Yotta/Xona/Weka Clock Frequencies. Data Transmission Speed In terms Mega/Giga/Tera/Peta/Exa/Zetta/Yotta/Xona/Weka Bytes/Frames/Super Frames etc. and also Data transmitter and receiver consists of base band signal and Carrier signal generators, Channel Encoder, Decoder, Modulator and Demodulator generates modulation and Demodulation signal by spreading and dispreading through different communication frequency spread Spectrum techniques DSSS Communication, FH , Chaos for high Bandwidth , the design done through parallel distributed computing technique, data transmission and reception done parallel for various data interface cards of different data transfer speed. In this design transmission and reception done by different PRBS Data Pattern Sequences like 2e7 -1, 2e10 -1, 2e15 -1, 2e23 -1, 2e31 -1, 2e48 -1, 2e52 -1, 2e63 -1 etc. H.D.L FPGA Industrial Software Design Flow Process Implementation Done by either Xilinx/Altera. Programming Done by Verilog /VHDL Software and Simulation, Synthesis, ASIC Floor planning and Placement and routing, Reconfiguration and Debugging Done Xilinx ISE 9.2i/10.1i EDA Software and Xilinx /Altera FPGA Development Board/Kit.
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...IOSR Journals
In wireless communication system transmitted signals are subjected to multiple reflections,
diffractions and attenuation caused by obstacles such as buildings and hills, etc. At the receiver end, multiple
copies of the transmitted signal are received that arrive at clearly distinguishable time instants and are faded by
signal cancellation. Rake receiver is a technique to combine these so called multi-paths [2] by utilizing multiple
correlation receivers allocated to those delay positions on which the significant energy arrives which achieves a
significant improvement in the SNR of the output signal. This paper shows how the rake, including dispreading
and descrambling could be replaced by a receiver that can be implemented on a CORDIC based hardware
architecture. The performance in conjunction with the computational requirements of the receiver is widely
adjustable which is significantly better than that of the conventional rake receiver
Design and Implementation of Low Power High Speed Symmetric Decoder Structure...Dr. Amarjeet Singh
The key objective of this project is to design a
decoder which can be used for hardware purposes.
Hardware, here accompanies with software which is more
we can discuss as a Software Defined Radio application. The
decoder implemented here offers to new radio equipment
(SDR), the flexibility of a programmable system. Nowadays,
the behavior of a communication system can be modified by
simply changing its software. Large tree decoder is made by
reusing smaller similar sub-modules. Thus the structure is
symmetric. The symmetric and regular structure of tree
decoder makes the system a less complexity one. The
structure obeys regularity and modularity concepts of VLSI
circuit, thus is easy to fabricate using cell library elements.
Design a Tree Decoder proposed architecture for SDR
application on FPGA. The Structures made here are
hardware synthesizable on FPGA board and are done in a
respective manner. The design to be implementing by using
Verilog-HDL language. The Simulation and Synthesis by
using Xilinx Vivado design suite.
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...IAEME Publication
The primary motivation of the work presented in this paper is to significantly reduce power consumption in pipe lined ADCs using Switched Capacitance based MDAC with Opamp Sharing configuration. ADC power reduction enables longer battery life in mobile applications, and lower cost packaging in wired applications.For conventional ADCs differential amplifiers dominate the power dissipation in most high-speed analog to digital conversion applications. This work presents a 9 stage, 10-bit Pipe lined ADC with Error Correction Algorithm which achieves the dynamic power consumption of 138.38 mW for 25 MS/s sampling rate at a 1.8V supply voltage in GPDK 180nm CMOS. All the sub-blocks to generate top level Pipe lined ADC have been designed in Cadence environment and simulated to output parameters in Cadence Spectre and MATLAB. Designed ADC achieves 63.17 dB SFDR, INL of 0.35 LSB and DNL of 0.5 LSB.
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...VLSICS Design
This work presents three different approaches which eliminates the resistor ladder completely and hence
reduce the power demand drastically of a Analog to Digital Converter. The first approach is Switched
Inverter Scheme (SIS) ADC; The test result obtained for it on 45nm technology indicates an offset error of
0.014 LSB. The full scale error is of -0.112LSB. The gain error is of 0.07 LSB, actual full scale range of
0.49V, worst case DNL & INL each of -0.3V. The power dissipation for the SIS ADC is 207.987 μwatts;
Power delay product (PDP) is 415.9 fWs, and the area is 1.89μm2. The second and third approaches are
clocked SIS ADC and Sleep transistor SIS ADC. Both of them show significant improvement in power
dissipation as 57.5% & 71% respectively. Whereas PDP is 229.7 fWs and area is 0.05 μm2 for Clocked SIS
ADC and 107.3 fWs & 1.94 μm2 for Sleep transistor SIS ADC.
Design of Low Power High Speed 4-Bit TIQ Based CMOS Flash ADCAman JanGra
The analog-to-digital converter (ADC) is an essential part of systemon-
chip (SoC) products because it bridges the gap between the analog physical
world and the digital logical world. In the digital domain, low power and low
voltage requirements are becoming more important issues as the channel length
of MOSFET shrinks below 0.25 sub-micron values. SoC trends force ADCs to
be integrated on the chip with other digital circuits. These trends present new
challenges in ADC circuit design. This paper investigates high speed, low
power, and low voltage CMOS flash ADCs for SoC applications.
Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADCIDES Editor
The continued speed improvement of serial links
and appearance of new communication technologies, such as
ultra-wideband (UWB), have introduced increasing demands
on the speed and power specifications of high-speed low-tomedium
resolution analog-to-digital converters (ADCs).This
paper presents the design of high speed and ultra low power
comparator of a 4-bit ADC. The comparator used is Threshold
Inverter Quantization (TIQ) consuming less than 145μW power
with the input frequency of 1GHz and is designed using
standard CMOS (Complementary Metal Oxide
Semiconductor) technology. The power supply voltage is 0.7V
minimum which makes this design adaptable to wide variety
of System-on-Chip (SoC) applications. The complete design of
ADC is clockless which reduces the electromagnetic
interference and gives better modularity. The ADC is targeted
for 45nm as it was the mainstream CMOS technology, at the
beginning of this research. However, the circuit should be
portable to smaller feature size CMOS technologies with lower
supply voltages.
A 8-bit high speed ADC using Intel μP 8085IJERD Editor
An 8-bit ADC Architecture of is proposed, it uses 16 comparators and produces 8-bit digital code in half the time as that of successive approximation technique. In this approach, the analog input range is partitioned into 16 quantization cells, separated by 15 boundary points. A 4-bit binary code 0000 to 1111 is assigned to each cell. The results show that the ADC exhibits a maximum DNL of 0.49LSB and a maximum INL of 0.51LSB.
A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTERVLSICS Design
In the present paper, a 4-bit flash analog to digital converter for low power SoC application is presented. CMOS inverter has been used as a comparator and by adjusting the ratio of channel width and length, the switching threshold of the CMOS inverter is varied to detect the input analog signal. The simulation results show that this proposed 4-bit flash ADC consumes about 12.4 mW at 200M sample/s with 3.3V supply voltage in TSMC 0.35 µm process. Compared with the traditional flash ADC, this proposed method can reduce about 78% in power consumption.
Discrete cosine transform (DCT) is a widely used tool in image and video compression applications. Recently, the high-throughput DCT designs have been adopted to fit the requirements of real-time application.
Operating the shifting and addition in parallel, an error-compensated adder-tree (ECAT) is proposed to deal with the truncation errors and to achieve low-error and high-throughput discrete cosine transform (DCT) design. Instead of the 12 bits used in previous works, 9-bit distributed arithmetic. DA-based DCT core with an error-compensated adder-tree (ECAT). The proposed ECAT operates shifting and addition in parallel by unrolling all the words required to be computed. Furthermore, the error-compensated circuit alleviates the truncation error for high accuracy design. Based on low-error ECAT, the DA-precision in this work is chosen to be 9 bits instead of the traditional 12 bits. Therefore, the hardware cost is reduced, and the speed is improved using the proposed ECAT.
High Performance Binary to Gray Code Converter using Transmission GATE IJEEE
This paper gives an idea to improve power efficiency and effective area of binary to gray code converter using very popular transmission gate technology. Some sensors send information in gray code. So this must be important to convert a given binary stream into its equivalent gray code. In this paper the binary to gray code converter has been developed using gate, circuit level. The conversion has been done using conventional and transmission gate level and comparing these two in terms of power, number of transistors used and last but not the least area. The simulation result shows that binary to gray code converter using transmission gate has improved power efficiency and area by 76.22% and 72.3% respectively .This paper gives the true comparison between transmission gate and conventional gate implemented binary to gray code converter in many aspects like power, area, and number of transistors used for fully automatic and semicustom layout design.
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...VLSICS Design
In this paper an optimized hardware co-simulation approach is presented to design & implement GSM
based digital down convertor for Software Defined Radios. The proposed DDC is implemented using
optimal equiripple technique to reduce the resource requirement. A computationally efficient polyphase
decomposition structure is used to improve the hardware complexity of the overall design. The proposed
model is implemented by using embedded multipliers, LUTs and BRAMs of target device to enhance the
system performance in terms of speed and area. The DDC model is designed and simulated with Simulink
and Xilinx System Generator, synthesized with Xilinx Synthesis Tool (XST) and implemented on Virtex-II
Pro based xc2vp30-7ff896 FPGA device. The results show that proposed design can operate at maximum
frequency of 160 MHz by consuming power of 0.34004W 25 °C junction temperature. The proposed
design is consuming very less resources available on target device to provide cost effective solution for
SDR based wireless applications.
Efficient Hardware Co-Simulation of Down Convertor for Wireless Communication...VLSICS Design
In this paper an optimized hardware co-simulation approach is presented to design & implement GSM based digital down convertor for Software Defined Radios. The proposed DDC is implemented using optimal equiripple technique to reduce the resource requirement. A computationally efficient polyphase decomposition structure is used to improve the hardware complexity of the overall design. The proposed model is implemented by using embedded multipliers, LUTs and BRAMs of target device to enhance the system performance in terms of speed and area. The DDC model is designed and simulated with Simulink and Xilinx System Generator, synthesized with Xilinx Synthesis Tool (XST) and implemented on Virtex-II Pro based xc2vp30-7ff896 FPGA device. The results show that proposed design can operate at maximum frequency of 160 MHz by consuming power of 0.34004W 25 °C junction temperature. The proposed design is consuming very less resources available on target device to provide cost effective solution for SDR based wireless applications.
A to D Convertors
work to convert analog (continuous, infinitely variable) signals to digital (discrete-time, discrete-amplitude) signals. In more practical terms, an ADC converts an analog input, such as a microphone collecting sound, into a digital signal.
Saudi Arabia stands as a titan in the global energy landscape, renowned for its abundant oil and gas resources. It's the largest exporter of petroleum and holds some of the world's most significant reserves. Let's delve into the top 10 oil and gas projects shaping Saudi Arabia's energy future in 2024.
Cosmetic shop management system project report.pdfKamal Acharya
Buying new cosmetic products is difficult. It can even be scary for those who have sensitive skin and are prone to skin trouble. The information needed to alleviate this problem is on the back of each product, but it's thought to interpret those ingredient lists unless you have a background in chemistry.
Instead of buying and hoping for the best, we can use data science to help us predict which products may be good fits for us. It includes various function programs to do the above mentioned tasks.
Data file handling has been effectively used in the program.
The automated cosmetic shop management system should deal with the automation of general workflow and administration process of the shop. The main processes of the system focus on customer's request where the system is able to search the most appropriate products and deliver it to the customers. It should help the employees to quickly identify the list of cosmetic product that have reached the minimum quantity and also keep a track of expired date for each cosmetic product. It should help the employees to find the rack number in which the product is placed.It is also Faster and more efficient way.
Final project report on grocery store management system..pdfKamal Acharya
In today’s fast-changing business environment, it’s extremely important to be able to respond to client needs in the most effective and timely manner. If your customers wish to see your business online and have instant access to your products or services.
Online Grocery Store is an e-commerce website, which retails various grocery products. This project allows viewing various products available enables registered users to purchase desired products instantly using Paytm, UPI payment processor (Instant Pay) and also can place order by using Cash on Delivery (Pay Later) option. This project provides an easy access to Administrators and Managers to view orders placed using Pay Later and Instant Pay options.
In order to develop an e-commerce website, a number of Technologies must be studied and understood. These include multi-tiered architecture, server and client-side scripting techniques, implementation technologies, programming language (such as PHP, HTML, CSS, JavaScript) and MySQL relational databases. This is a project with the objective to develop a basic website where a consumer is provided with a shopping cart website and also to know about the technologies used to develop such a website.
This document will discuss each of the underlying technologies to create and implement an e- commerce website.
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...Amil Baba Dawood bangali
Contact with Dawood Bhai Just call on +92322-6382012 and we'll help you. We'll solve all your problems within 12 to 24 hours and with 101% guarantee and with astrology systematic. If you want to take any personal or professional advice then also you can call us on +92322-6382012 , ONLINE LOVE PROBLEM & Other all types of Daily Life Problem's.Then CALL or WHATSAPP us on +92322-6382012 and Get all these problems solutions here by Amil Baba DAWOOD BANGALI
#vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore#blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #blackmagicforlove #blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #Amilbabainuk #amilbabainspain #amilbabaindubai #Amilbabainnorway #amilbabainkrachi #amilbabainlahore #amilbabaingujranwalan #amilbabainislamabad
Student information management system project report ii.pdfKamal Acharya
Our project explains about the student management. This project mainly explains the various actions related to student details. This project shows some ease in adding, editing and deleting the student details. It also provides a less time consuming process for viewing, adding, editing and deleting the marks of the students.
Explore the innovative world of trenchless pipe repair with our comprehensive guide, "The Benefits and Techniques of Trenchless Pipe Repair." This document delves into the modern methods of repairing underground pipes without the need for extensive excavation, highlighting the numerous advantages and the latest techniques used in the industry.
Learn about the cost savings, reduced environmental impact, and minimal disruption associated with trenchless technology. Discover detailed explanations of popular techniques such as pipe bursting, cured-in-place pipe (CIPP) lining, and directional drilling. Understand how these methods can be applied to various types of infrastructure, from residential plumbing to large-scale municipal systems.
Ideal for homeowners, contractors, engineers, and anyone interested in modern plumbing solutions, this guide provides valuable insights into why trenchless pipe repair is becoming the preferred choice for pipe rehabilitation. Stay informed about the latest advancements and best practices in the field.
Welcome to WIPAC Monthly the magazine brought to you by the LinkedIn Group Water Industry Process Automation & Control.
In this month's edition, along with this month's industry news to celebrate the 13 years since the group was created we have articles including
A case study of the used of Advanced Process Control at the Wastewater Treatment works at Lleida in Spain
A look back on an article on smart wastewater networks in order to see how the industry has measured up in the interim around the adoption of Digital Transformation in the Water Industry.
VLSI Design of Low Power High Speed 4 Bit Resolution Pipeline ADC In Submicron CMOS Technology
1. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
DOI : 10.5121/vlsic.2011.2408 81
VLSI Design of Low Power High Speed
4 Bit Resolution Pipeline ADC In Submicron
CMOS Technology
Ms. Rita M. Shende1
and Prof. Pritesh R. Gumble2
Department of Electronics & Telecommunication, Sipna’s College of Engineering &
Technology Amravati, Maharashtra.
rita1.shende@gmail.com
Department of Electronics & Telecommunications, Sipna’s College of Engineering &
Technology Amravati, Maharashtra.
priteshg@rediffmail.com
Abstract
Analog-to-digital converters (ADCs) are key design blocks and are currently adopted in many application
fields to improve digital systems, which achieve superior performances with respect to analog solutions.
Application such as wireless communication and digital audio and video have created the need for cost-
effective data converters that will achieve higher speed and resolution. Widespread usage confers great
importance to the design activities, which nowadays largely contributes to the production cost in integrated
circuit devices (ICs). Various examples of ADC applications can be found in data acquisition systems,
measurement systems and digital communication systems also imaging, instrumentation systems. Since the
ADC has a continuous, infinite –valued signal as its input, the important analog points on the transfer
curve x-axis for an ADC are the ones that corresponding to changes in the digital output word. These input
transitions determine the amount of INL and DNL associated with the converter. Hence, we have to
considered all the parameters and improving the associated performance may significantly reduce the
industrial cost of an ADC manufacturing process and improved the resolution and design specially power
consumption . The paper presents a design of 4 bit Pipeline ADC with low power dissipation implemented
in <0.18µm.
Keyword
ADC, PIPELINE, CMOS
1. Introduction
ADC is the key components in communication and video system. With development of these
electronics system, high resolution and high-speed ADCs are becoming more and more
important. High-speed low-power Analog-to-Digital converters (ADCs) are the critical building
blocks for modern communication and signal processing systems. They are the interface between
the analog and digital signal processing. Since the mid-1970s. ADCs have been widely designed
using integrating, successive approximation, flash, and delta-sigma techniques. More recently,
there has appeared a new class of ADC with an architecture known as pipeline, which offered an
attractive combination of high speed, high resolution, low power dissipation and small die size.
The pipeline ADC, therefore, became the optimum solution for present low power applications,
such as a wireless communication system. A continued search for circuit architectures and
2. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
82
techniques enabling ADCs to obtain higher speed and resolution with smaller chip area and lower
power dissipation, therefore, is necessary.
The pipeline analog-to-digital converter (ADC) is a promising topology for high-speed data
conversion with compact area and efficient power dissipation. Its speed of operation far surpasses
that of serial-based structures, such as successive approximation or cyclic converters, while its die
area and power dissipation favorably compare to that of flash and other more parallelized
architectures. Pipelined ADCs are widely used in the areas of wireless communications, digital
subscriber line analog front ends, CCD imaging digitizers, studio cameras, ultrasound monitors,
and many other high speed applications.
An analog‐to‐digital converter (ADC) acts as a bridge between the analog and digital worlds. It is
a necessary component whenever data from the analog domain, through sensors or transducers,
should be digitally processed or when transmitting data between chips through either long‐range
wireless radio links or high‐speed transmission between chips on the same printed circuit board.
As IC fabrication technology has advanced, more analog signal processing functions have been
replaced by digital blocks ,analog-to-digital converters (ADCs) retain an important role in most
modern electronic systems because most signals of interest are analog in nature and must to be
converted to digital signals for further signal processing in the digital domain. With the continued
proliferation of mixed analog and digital VLSI systems supporting diverse chip functionalities,
the need for small sized, low-power and high-speed analog-to-digital converters using
conventional CMOS process has increased. There is a wide variety of different ADC architectures
available depending on there requirements of the application. They can range from high‐speed,
low resolution flash converters to the high‐resolution, low‐speed oversampled noise‐shaping
sigma‐delta converters. Pipeline ADCs are one of the best examples. It typically generate one bit
per clock cycle, the benefits are the low area needed for the implementation. This type of Pipeline
ADC is fast, has a high resolution, and only requires a small die size compared to the merits of
the successive approximation and flash ADCs.
2. Review Of Work
The first documented example of an ADC was a 5-bit, electro-optical and mechanical flash-type
converter patented by Paul Rainey in 1921, used to transmit facsimile over telegraph lines with 5-
bit pulse-coded modulation (PCM) .The first all electrical implementation came in 1937 by Alec
Harvey Reeves, this also had a 5-bit resolution. Following the development of the transistor in
1947 and the integrated circuit in 1958, the ADC development continued in the1960’s with for
example an 8-bit, 10 MS/s converter that was used in misile-defense programs in the United
States. First commercial converter, 1954 "DATRAC" 11-Bit, 50-kSPSSAR ADC Designed by
Bernard M. Gordon at EPSCO.
In the recent years there has been a trend in ADC research to use low accuracy analog
components which are compensated for through the use of digital error correction .Because of
their popularity, pipeline ADCs are available in a wide variety of resolutions, sampling rates,
input and output options, package styles, and costs. Many Pipeline ADCs now offer on-chip input
multiplexers, making them the ideal choice for multichannel data acquisition system. An example
of modern charge redistribution successive approximation ADCs is Analog Devices' PulSAR®
series. The AD7641 is a 18-bit, 2-MSPS, fully differential, ADC that operates from a single 2.5 V
power supply. The part contains a high-speed 18-bit sampling ADC, an internal conversion clock,
error correction circuits, internal reference, and both serial and parallel system interface ports.
The AD7641 is hardware factory calibrated and comprehensively tested to ensure such ac
3. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
83
parameters as signal-to-noise ratio (SNR) and total harmonic distortion (THD), in addition to the
more traditional dc parameters of gain, offset, and linearity.
The motivation behind this is that analog design have not been able to benefit from process
scaling in the same way as digital logic and therefore the relatively area‐cheap digital logic is
used to compensate for the shortcomings of expensive analog circuits. For device reliability
reasons, the supply voltage needs to be reduced to ensure gate oxide integrity over time and
prevent p-n junction from breakdown. Present-day CMOS processes are making the transition
from3.3 V to 1.8 V supplies. The converter should operate with high sampling rate from an
operating supply as low as possible, to facilitate integration with low-voltage, power efficient
digital circuits.
3. Pipeline ADC Design
Figure1. Shows the block diagram of pipeline ADC, All of the pipeline stages are identical in
architecture, but sampling capacitances are scaled down along stages. Pipeline analog-to-digital
converters use a technique similar to digital circuit pipelining to trade latency for throughput. In a
pipeline converter only a few bits are resolved at a time. This approach increases the throughput
and reduces the required number of comparators compared to a flash or half-flash converter.
Figure 1. Pipeline ADC
A pipeline ADC (also called subranging quantizer) uses two or more steps of subranging. First, a
coarse conversion is done. In a second step, the difference to the input signal is determined with a
digital to analog converter (DAC). This difference is then converted finer, and the results are
combined in a last step. This can be considered a refinement of the successive-approximation
ADC wherein the feedback reference signal consists of the interim conversion of a whole range of
bits (for example, four bits) rather than just the next-most-significant bit.
The pipeline ADC is an N-step converter, with 1 bit being converted per stage. Able to achieve
high resolution (10-13 bits) at relatively fast speeds, the pipeline ADC consists of N stages
connected in series (Figure.1).
The required pipelined data converter has a resolution of 4 Bits, each stage with an ADC of 1 Bit
- therefore the design it will contain:
4. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
84
• 1-bit ADC (a comparator)
• A sample-and-hold
• A summer
• A gain of two amplifiers.
Each stage of the converter performs the following operation:
1. After the input signal has been sampled, compare it to vref/2. The output of each comparator is
the bit conversion for that stage.
2. If vm > vref/2 (comparator output is 1), vref/2 is subtracted from the held signal and pass the
result to the amplifier. If VIN < vref/2 (comparator output is 0), then pass the original input signal
to the amplifier. The output of each stage in the converter is referred to as the residue.
3. Multiply the result of the summation by 2 and pass the result to the sample and- hold of the
next stage.
A main advantage of the pipeline converter is its high throughput. After an initial latency of N
clock cycles, one conversion will be completed per clock cycle. While the residue of the first
stage is being operated on by the second stage, the first stage is free to operate on the next
samples. Each stage operates on the residue passed down from the previous stage, thereby
allowing for fast conversions. The disadvantage is having the initial N clock cycle delay before
the first digital output appears. The severity of this disadvantage depends, of course, on the
application. One interesting aspect of this converter is its dependency on the most significant
stages for accuracy. A slight error in the first stage propagates through the converter and results in
a much larger error at the end of the conversion. Each succeeding stage requires less accuracy
than the one before, so special care must be taken when considering the first several stages.
The Pipelined ADC can be thought of as an amplitude- interleaved topology where errors from
one stage are correlated with errors from previous stage. The basic block diagram implementation
of an N-bit Pipelined ADC using the cyclic stages is as shown in Figure 2.
Instead of cycling the analog output of the 1 bit/stage section back to its input, we feed the output
into next stage. The stages are clocked with opposite phases of the master clock signal. The
comparator outputs are labeled digital in figure.
Figure 2. Pipeline ADC based on cyclic stages
5. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
85
The digital comparator outputs are delayed through latches so that the final digital output word
corresponds to the input signal sampled N clock cycles earlier. The first stage in figure must be
N-bit accurate. It must amplify its analog output voltage, VN-1 to within 1 LSB of the ideal value.
The second stage output, VN-2 must be an analog voltage within 2 LSB of its ideal value. The
third stage output, VN-3 must be an analog voltage within 4 LSB of its ideal value.
4. Circuit Implementation
A mathematical model of a 4-bit pipeline ADC is presented in this paper. This section mainly
focuses on the design and implementation of the principle circuit of pipeline ADC, such
as S/H, Comparator and Residue amplifier, and puts forward specific circuits accordingly.
The design consists of three main blocks:
4.1 Sample and hold circuit
SHC is an important building block in the pipeline ADC architecture and other data-converter
systems since the system throughput and accuracy are limited by the speed and precision at which
the input and residue analog voltages are sampled and held. Figure 2 depicts the schematic
diagram of SHC architecture utilised in the proposed pipeline ADC. It employs the series
sampling technique, and the output is feedback to the first OPAM. The main advantages of this
architecture are that the charge injection error and the clock feedthrough error are effectively
removed. This type of SHC, therefore, obtains a very high-accuracy characteristic.
Figure 3. Sample & Hold @ 50 KHz.
4.2 Bit coarse ADC (Comparator).
Flash ADCs are typically employed as coarse and fine ADCs in pipeline ADC architecture.
However, the major disadvantages of the full flash ADC architectures are high device power
consumption, high device complexity and high device input capacitance. The modified flash
ADC, which utilised an optimised latched-type comparator, can perform the Analog-to-Digital
(A/D) conversion in one clock cycle (like a full flash ADC). The main advantage of the modified
flash ADC approach is the great reduction in the number of comparators. Therefore the device
obtains a great power saving and size reduction.
6. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
86
Figure 4. Comparator.
4.3 Adder and Amplifier
The residue amplifier is the most important circuit and affects the performance of MDAC
directly. Since residue amplifier operates in close-loop state, its open-loop gain and unity-gain
bandwidth (GWB) must satisfy the follow functions.
A0 > 2N+1
/f
GBW > 3k (N +1) ln 2
2π Tf
Where N=4, f represents the feedback factor and its ideal value is 0.5, k is similar to 1 and related
to parasitic capacitance, sample capacitance and load capacitance, T is the clock period and is
equal to 12.5ns as for a 4 bits pipeline ADC . Considering enough margins the open-loop gain of
residue amplifier must exceed 90dB, GBW is greater than 760MHz, and its setting time must
below 10ns.
Figure 5. Adder and Amplifier.
The description of each stage is as follows.
According to the block diagram from Figure. 1, we first need to pass the signal by a comparator,
to do so the original analog signal must be sampled and held so the comparator is fed a stable
signal. After the first bit is obtained, it needs to be subtracted from the original signal to obtain
7. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
87
the residue that will be entering the next conversion stage. The residue will also be amplified to
remain in the full-scale range of the comparator to reduce loss of resolution. Each portion of the
comparator outputs a bit of the data converter and every single output will contain a latch.
Figure 6. Latch shown on the top right.
Manufacturers have recently introduced high-performance analog-to-digital converters (ADCs)
that feature outstanding static and dynamic performance. The following discussion should shed
some light on techniques for testing two of the accuracy parameters important for ADCs: integral
nonlinearity (INL) and differential nonlinearity (DNL).
Resolution:
The resolution of the pipeline ADC expresses the number of discrete values which can produce
over the range of analog values. Electronically values are usually stored in the binary form, in
order to express the resolution in the form of bits. In consequence, the number of discrete values
available, or "levels", is a power of two. For example, an ADC with a resolution of 8 bits can
encode an analog input to one in 256 different levels, since 28
= 256. The values can represent the
ranges from 0 to 255 (i.e. unsigned integer) or from −128 to 127 (i.e. signed integer), depending
on the application.
Number of quantization levels = 2^n
Integral Nonlinearity:
Integral nonlinearity (INL) is defined similarly to that for a DAC. Again, a "best-fit" straight line
is drawn through the end points of the first and last code transition, with INL being defined as the
difference between the data converter code transition points and the straight line with all other
errors set to zero. Missing codes it is of interest to note the consequences of having a DNL that is
equal to -1 LSB straight line drawn through the first and last output values, INL defines the
linearity of the overall transfer curve and can be described as
INLn = Output value for input code n Output value of the reference line at that point.
The INL specification is measured after both static offset and gain errors have been nullified, and
can be described as follows:
INL = | [(VD - VZERO)/VLSB-IDEAL] - D | , where 0 < D < 2N
-1.
8. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
88
VD is the analog value represented by the digital output code D, N is the ADC's resolution, VZERO
is the minimum analog input corresponding to an all-zero output code, and VLSB-IDEAL is the ideal
spacing for two adjacent output codes.
Figure 7. (a) Transfer curve for nonideal ADC
(b) Quantization error illustrating INL
Differential Nonlinearity:
DNL is the difference between the actual code width of a nonideal converter and the ideal
case. Nonideal components cause the analog increments to differ from their ideal values. The
difference between the ideal and the nonideal values is knows as Differential Nonlinearity or
DNL and is defined as
DNL = Actual step width - Ideal step width
For an ideal ADC, in which the differential nonlinearity coincides with DNL = 0LSB, each
analog step equals 1LSB (1LSB = VFSR/2N
), where VFSR is the full-scale range and N is the
resolution of the ADC and the transition values are spaced exactly 1LSB apart.
9. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
89
Figure 8. (a) Transfer curve for nonideal ADC
(b) Quantization error illustrating DNL
5. Pipeline ADC versus Other ADCs
Power dissipation of Pipeline ADCs varies with the sampling rate unlike Flash and SAR
architectures. Hence find applications in PDAs.
The main advantages of SAR ADC's are low power consumption, high resolution, and accuracy.
In a SAR ADC, increased resolution comes with the increased cost of more-accurate internal
components.
Flash ADC is much faster, less accurate and takes more silicon area due to the number of
comparators 2N for N bit resolution.
Oversampled/Σ-J ADCs have low conversion rates, high precision, averaging noise and no
requirement for trimming or calibration even up to 16 bits of resolution.
Types of ADCs
A survey of the field of current A/D converter research reveals that a majority of effort has been
directed to four different types of architecture : Pipeline, Flash type, Successive-approximation
10. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
90
and oversampled ADC. Each has benefits that are unique to that architecture and span the
spectrum of high speed and resolution.
5.1 Successive-approximation ADCs
The method of addressing the digital ramp ADC's shortcomings is the so-called successive-
approximation ADC. The only change in this design is a very special counter circuit known as a
successive-approximation register. Successive approximation converter performs basically a
binary search through all possible quantization levels before converging on the final digital
answer. The block diagram is shown in figure 9.
Figure 9. Block diagram of SAR ADC
An N-bit register controls the timing of the conversion where N is the resolution of the ADC. VIN
is sampled and compared to the output of the DAC. The comparator output controls the direction
of the binary search and the output of the successive approximation register (SAR) is the actual
digital conversion.
5.2 Direct-conversion ADCs
Flash or parallel converters have the highest speed of any type of ADC. As shown in figure 10
Flash ADC uses one comparator per quantization level (2N
-1) and 2N
resistors. The reference
voltage is divided into 2N
values, each of which is fed into comparator. The input voltage is
compared with each reference value and results in a thermometer code at the output of the
comparators. A thermometer code exhibits all zeros for each resistor level if the value of VIN is
less than the value on the resistor string, and ones if VIN greater than or equal to voltage on the
resistor string. A simple 2N
-1: N digital thermometer decoder circuit converts the compared data
into an N-bit digital word.
11. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
91
Figure 10. Block diagram of Flash ADC
The advantage of this converter is the speed with which one conversion can take place. The
disadvantage of the Flash ADC is the area and power requirements of the 2N
-1 comparators. The
speed is limited by the switching of the comparators and the digital logic.
5.3 Sigma-delta ADCs
The oversampling ADC is able to achieve much higher resolution than the Nyquist rate
converters. This is because digital signal processing techniques are used in place of complex and
precise analog components. The accuracy of this converter does not depend on the component
matching, precise sample and hold circuitry or trimming and only a small amount of analog
circuitry is required. The block diagram of Sigma-delta ADC is shown in figure 11.
.
Figure 11. Block diagram of Sigma-delta ADC
12. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
92
From the input signal, the output signal of the 1-bit D/A converter is subtracted. The difference of
these two signals is filtered by the loop filter and the output signal of the loop filter is applied to
the 1-bit quantizer or A/D converter. The clock frequency of the system is high compared to the
maximum analog input frequency. Noise-shaping filters can be recalculated into sigma-delta
filters showing nearly identical performance. In this way an identical analysis can be performed.
The output of the 1-bit A/D converter is usually applied to a digital low-pass which rejects signals
above the signal band of interest. Then sub-sampling or decimation is applied to obtain multi-bit
output code. The whole operation results in a binary- weighted digital output signal that can have
a minimum sampling ratio equal to twice the signal bandwidth.
6. Simulation Result
The designed pipeline ADC employing the modified flash ADC topology and the pipeline ADC
employing the full flash ADC approach have been both implemented and simulated in cad
Analog Environment, and comparison of their performance has been made. Figure (7) and Figure
(8) presents the plots of transfer curve of nonideal ADC and differential nonlinearity (DNL) and
integral nonlinearity (INL) quantization errors of the designed pipeline ADC. From this analysis,
we can conclude the advantages of the pipeline ADC employing a modified flash ADC
architecture, which include less components therefore smaller size, and lower power
consumption. These characteristics make this new device better candidate for many applications
where power and size are the major factors.
7. Conclusion
This paper studied the design of 4 bit Pipeline ADC in < 0.18 µm CMOS technology. Pipeline
ADC is the key design Block in modern microelectronics digital communication system. With the
fast advancement of CMOS fabrication technology and continued proliferation of mixed analog
and digital VLSI systems, the need for small sized, low-power and high-speed analog-to-digital
converters has increased. Therefore the Pipeline ADC architecture is very popular in CMOS
technology. A high resolution at a high sampling frequency is possible using the pipeline
architecture. Sharing of amplifier in a Pipeline converter is possible. This reduces power
consumption and reduces die size.
ACKNOWLEDGEMENT
I express my deep sense of gratitude to Prof. P.R.Gumble (EXTC) department, for his valuable
guidance, spontaneous encouragement and inspiration. Also for the valuable time that he devoted
to me for my present paper.
REFERENCES
[1] Y.T. Wang and B. Razavi, “An 8-bit 150-MHz CMOS A/D Converter,” IEEE J. Solid-State Circuits,
vol.35, no.3, pp.308–317, March 2000.
[2] S.S. Kim and M.K. Song, “An 8-bit 200 MSPS CMOS A/D converter for analog interface module of
TFT-LCD driver,” Proc. IEEE Int. Symp. Circuits and Systems, vol.1, pp.528–531, May 2001.
[3] J. Vandenbussche, K. Uyttenhove, E. Lauwers, M. Steyaert, and G.Gielen, “A 8-bit 200MS/s
interpolating/averaging CMOS A/D converter,” Proc. IEEE Custom Integrated Circuits Conf.,
pp.445–448, May 2002.
[4] M. Abo and P. R. Gray, “A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter,”
IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599–606, May 1999.
13. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
93
[5] T. Stockstad and H. Yoshizawa, "A 0.9-V 0.5 mA Rail-to-Rail CMOS Operational Amplifier," IEEE
Journal of Solid-State Circuits, vol. 37, pp. 286-292,2002.474
[6] Circuit Design Techniques for low-voltage high-speed A/D converters, by Mikko Waltari; Distributed
by Helsinki University of Technology, 2002.
[7] Siddharth Devarajan and Larry Singer, “A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline
ADC”, IEEE J. Solid-State Circuits, vol. 44, No.12, pp. 3305-3313, Dec. 2009
[8] Y. Chiu, P. R. Gray, and B. Nikolic, “A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB
SFDR,” IEEE J.Solid-State Circuits, vol. 39, No. 12, pp. 2139–2151, Dec. 2004.
[9] Dwight U. Thomson and Bruce A. Wooley, “A 15-b pipelined CMOS floating point A/D converter, ”
Journal of IEEE Solid State Circuit,vol. 36, no. 2, February 2001.
[10] R. Samer and Jan Van der Speigel and K. Nagaraj, “Background digital error correction technique for
pipeline ADC, “IEEE, 2001.
[11] S H Lewis, P. H. Gray “A pipelined 5-Msampled/s 9-bit Analog-to digital converter.", JSSC,
December 1987
[12] Van De Plassche, Rudy; Integrated Analog-to-Digital and Digital-to-Analog Converters; Kluwer
Academic Publishers, 1994.
[13] Baker, R. Jacob, Li, Harry W., Boyce, David E., CMOS Circuit Design, Layout, and Simulation, 1st
Edition (IEEE Press Series on Microelectronic Systems)