SlideShare a Scribd company logo
BY Nikhil Kumar
NIRT
EC 5TH semester
0511EC111056
REGISTER ORGANISATION
OF 8086
Registers in 8086 Microprocessor
• All the registers of 8086 are 16-bit registers. The general purpose
registers can be used as either 8-bit registers or 16-bit registers.
• The register set of 8086 can be categorized into 4 different groups.
CS
SS
DS
ES
Segment
BP
Index
SP
SI
DI
AH
BH
CH
DH DL
CL
BL
AL
General Purpose
Status and Control
Flags
IP
AX
BX
CX
DX
pointer
General purpose Register
The registers AX, BX,CX
and DX are the general
purpose 16-bit
registers.
AX is used as 16-bit
accumulator. The
lower 8-bit is
designated as AL and
higher 8-bit is
designated as AH. AL
can be used as an 8-bit
accumulator for 8-bit
operation.
All data register can be
used as either 16 bit or
8 bit. BX is a 16 bit
register, but BL
indicates the lower 8-
bit of BX and BH
indicates the higher 8-
bit of BX.
The register CX is used
default counter in case
of string and loop
instructions.
Segment Registers
Code segment register (CS): is used fro addressing memory location in the
code segment of the memory, where the executable program is stored.
Data segment register (DS): points to the data segment of the memory
where the data is stored.
Extra Segment Register (ES) : also refers to a segment in the memory
which is another data segment in the memory.
Stack Segment Register (SS): is used fro addressing stack segment of the
memory. The stack segment is that segment of memory which is used to
store stack data.
Pointers and Index Registers.
The pointers contain offset within the particular segments.
The pointer register IP contains offset within the code segment.
The pointer register BP contains offset within the data segment.
The pointer register SP contains offset within the stack segment.
The index registers are used as general purpose registers as well as for offset storage in case of indexed, base
indexed and relative base indexed addressing modes.
The register SI is used to store the offset of source data in data segment.
The register DI is used to store the offset of destination in data or extra segment.
The index registers are particularly useful for string manipulation.
FLAG REGISTERS
The 8086 flag register contents indicate the results of computation in
the ALU. It also contains some flag bits to control the CPU operations.
A 16 flag register is used in 8086. It is divided into two parts .
•Condition code or status flags- The condition code flag register is the lower byte of the
16-bit flag register. The condition code flag register is identical to 8085 flag register,
with an additional overflow flag.
•Machine control flags- The control flag register is the higher byte of the flag register. It
contains three flags namely direction flag(D), interrupt flag (I) and trap flag (T).
RCET Microprocessor & Microcontroller 7
Flag Register
Carry
Parity
Auxiliary Carry
Zero
Overflow
Direction
Interrupt enable
Trap
Sign
6 are status flags
3 are control flag
Status Flag
S- Sign Flag : This flag is set, when the result of any computation is negative.
Z- Zero Flag: This flag is set, if the result of the computation or comparison performed by the previous
instruction is zero.
P- Parity Flag: This flag is set to 1, if the lower byte of the result contains even number of 1’s.
C- Carry Flag: This flag is set, when there is a carry out of MSB in case of addition or a borrow in case of
subtraction.
AC-Auxillary Carry Flag: This is set, if there is a carry from the lowest nibble, i.e., bit three during addition, or
borrow for the lowest nibble, i.e., bit three, during subtraction.
O- Over flow Flag: This flag is set, if an overflow occurs, i.e., if the result of a signed operation is large enough to
accommodate in a destination register. The result is of more than 7-bits in size in case of 8-bit signed operation
and more than 15-bits in size in case of 16-bit sign operations, then the overflow will be set.
Control flag
T- Tarp Flag: If this flag is set, the processor enters the single step execution
mode.
I- Interrupt Flag: If this flag is set, the maskable interrupt are recognized by the
CPU, otherwise they are ignored.
D- Direction Flag: This is used by string manipulation instructions. If this flag bit is
‘0’, the string is processed beginning from the lowest address to the highest
address, i.e., auto incrementing mode. Otherwise, the string is processed from
the highest address towards the lowest address, i.e., auto incrementing mode.
THANKS

More Related Content

What's hot

Programming with 8085
Programming with 8085Programming with 8085
Programming with 8085
Shehrevar Davierwala
 
8086 new
8086 new8086 new
Addressing modes of 8086
Addressing modes of 8086Addressing modes of 8086
Addressing modes of 8086
saurav kumar
 
8086
8086 8086
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentation
mahalakshmimalini
 
8086 pin details
8086 pin details8086 pin details
8086 pin details
AJAL A J
 
PIN Specification of 8086 Microprocessor
PIN Specification of 8086 MicroprocessorPIN Specification of 8086 Microprocessor
PIN Specification of 8086 Microprocessor
Nikhil Kumar
 
1327 Addressing Modes Of 8086
1327 Addressing Modes Of 80861327 Addressing Modes Of 8086
1327 Addressing Modes Of 8086
techbed
 
Microprocessor 80386
Microprocessor 80386Microprocessor 80386
Microprocessor 80386
yash sawarkar
 
8086 Microprocessor
8086 Microprocessor 8086 Microprocessor
8086 Microprocessor
Vijay Kumar
 
Pentium (80586) Microprocessor By Er. Swapnil Kaware
Pentium (80586) Microprocessor By Er. Swapnil KawarePentium (80586) Microprocessor By Er. Swapnil Kaware
Pentium (80586) Microprocessor By Er. Swapnil Kaware
Prof. Swapnil V. Kaware
 
8259 Programmable Interrupt Controller by vijay
8259 Programmable Interrupt Controller by vijay8259 Programmable Interrupt Controller by vijay
8259 Programmable Interrupt Controller by vijay
Vijay Kumar
 
Register of 80386
Register of 80386Register of 80386
Register of 80386
aviban
 
Flag register 8086 assignment
Flag register 8086 assignmentFlag register 8086 assignment
Flag register 8086 assignment
Zia3130
 
Memory segmentation-of-8086
Memory segmentation-of-8086Memory segmentation-of-8086
Memory segmentation-of-8086
mudulin
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
Kumar
 
Microprogrammed Control Unit
Microprogrammed Control UnitMicroprogrammed Control Unit
Microprogrammed Control Unit
PreethiSureshkumar1
 
8086 microprocessor
8086 microprocessor8086 microprocessor
8086 microprocessor
VEERA BOOPATHY E
 
Arithmetic and logical instructions
Arithmetic and logical instructionsArithmetic and logical instructions
Arithmetic and logical instructions
BIRLA VISHVAKARMA MAHAVIDYALAY
 
8086 Microprocessor
8086 Microprocessor8086 Microprocessor
8086 Microprocessor
IshworKhatiwada
 

What's hot (20)

Programming with 8085
Programming with 8085Programming with 8085
Programming with 8085
 
8086 new
8086 new8086 new
8086 new
 
Addressing modes of 8086
Addressing modes of 8086Addressing modes of 8086
Addressing modes of 8086
 
8086
8086 8086
8086
 
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentation
 
8086 pin details
8086 pin details8086 pin details
8086 pin details
 
PIN Specification of 8086 Microprocessor
PIN Specification of 8086 MicroprocessorPIN Specification of 8086 Microprocessor
PIN Specification of 8086 Microprocessor
 
1327 Addressing Modes Of 8086
1327 Addressing Modes Of 80861327 Addressing Modes Of 8086
1327 Addressing Modes Of 8086
 
Microprocessor 80386
Microprocessor 80386Microprocessor 80386
Microprocessor 80386
 
8086 Microprocessor
8086 Microprocessor 8086 Microprocessor
8086 Microprocessor
 
Pentium (80586) Microprocessor By Er. Swapnil Kaware
Pentium (80586) Microprocessor By Er. Swapnil KawarePentium (80586) Microprocessor By Er. Swapnil Kaware
Pentium (80586) Microprocessor By Er. Swapnil Kaware
 
8259 Programmable Interrupt Controller by vijay
8259 Programmable Interrupt Controller by vijay8259 Programmable Interrupt Controller by vijay
8259 Programmable Interrupt Controller by vijay
 
Register of 80386
Register of 80386Register of 80386
Register of 80386
 
Flag register 8086 assignment
Flag register 8086 assignmentFlag register 8086 assignment
Flag register 8086 assignment
 
Memory segmentation-of-8086
Memory segmentation-of-8086Memory segmentation-of-8086
Memory segmentation-of-8086
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
Microprogrammed Control Unit
Microprogrammed Control UnitMicroprogrammed Control Unit
Microprogrammed Control Unit
 
8086 microprocessor
8086 microprocessor8086 microprocessor
8086 microprocessor
 
Arithmetic and logical instructions
Arithmetic and logical instructionsArithmetic and logical instructions
Arithmetic and logical instructions
 
8086 Microprocessor
8086 Microprocessor8086 Microprocessor
8086 Microprocessor
 

Similar to Register Organisation of 8086 Microprocessor

digital communication,micro processor,pulse and digital circuits
digital communication,micro processor,pulse and digital circuitsdigital communication,micro processor,pulse and digital circuits
digital communication,micro processor,pulse and digital circuits
Manasa Mona
 
microprocessor_part_3_compressed_1588259301.pdf
microprocessor_part_3_compressed_1588259301.pdfmicroprocessor_part_3_compressed_1588259301.pdf
microprocessor_part_3_compressed_1588259301.pdf
ssuserd21262
 
Chapter 2
Chapter 2Chapter 2
Microprocessor- Flaf registor
Microprocessor- Flaf registorMicroprocessor- Flaf registor
Microprocessor- Flaf registor
Esha Abbas
 
Arch 8086
Arch 8086Arch 8086
Arch 8086
Mohansonale1
 
3 organization of intel 8086
3 organization of intel 80863 organization of intel 8086
3 organization of intel 8086
ELIMENG
 
Microprocessor Architecture.pptx
Microprocessor Architecture.pptxMicroprocessor Architecture.pptx
Microprocessor Architecture.pptx
Captain Price
 
8086 architecture
8086 architecture8086 architecture
8086 architecture
Self-Employed
 
Intel Microprocessors 8086 Documentation
Intel Microprocessors 8086 DocumentationIntel Microprocessors 8086 Documentation
Intel Microprocessors 8086 Documentation
Adeel Rasheed
 
Microprocessor 8086
Microprocessor 8086Microprocessor 8086
Microprocessor 8086
Waleed Khan
 
Register & flags
Register & flagsRegister & flags
Register & flags
fazli khaliq
 
8086 Register organization and Architecture details
8086 Register organization and Architecture details8086 Register organization and Architecture details
8086 Register organization and Architecture details
MahendraMunirathnam1
 
N_Asm Assembly registers (sol)
N_Asm Assembly registers (sol)N_Asm Assembly registers (sol)
N_Asm Assembly registers (sol)
Selomon birhane
 
Flags registor of 8086 processor
Flags registor of 8086 processorFlags registor of 8086 processor
Flags registor of 8086 processor
Fazle Akash
 
Advanced micro -processor
Advanced micro -processorAdvanced micro -processor
Advanced micro -processor
Hinal Lunagariya
 
INTEL 8086 MP Architecture
INTEL 8086 MP ArchitectureINTEL 8086 MP Architecture
INTEL 8086 MP Architecture
Md. Arif Hossain
 
Microprocessor 8085 architecture ppt. april 2013
Microprocessor 8085 architecture ppt. april 2013Microprocessor 8085 architecture ppt. april 2013
Microprocessor 8085 architecture ppt. april 2013
harshalata
 
Microprocessors and microcontrollers
Microprocessors and microcontrollersMicroprocessors and microcontrollers
Microprocessors and microcontrollers
gomathy S
 
intel 8086 introduction
intel 8086 introductionintel 8086 introduction
intel 8086 introduction
Homoud Alsohaibi
 
lec 2.pptx
lec 2.pptxlec 2.pptx
lec 2.pptx
CharlesAsiedu4
 

Similar to Register Organisation of 8086 Microprocessor (20)

digital communication,micro processor,pulse and digital circuits
digital communication,micro processor,pulse and digital circuitsdigital communication,micro processor,pulse and digital circuits
digital communication,micro processor,pulse and digital circuits
 
microprocessor_part_3_compressed_1588259301.pdf
microprocessor_part_3_compressed_1588259301.pdfmicroprocessor_part_3_compressed_1588259301.pdf
microprocessor_part_3_compressed_1588259301.pdf
 
Chapter 2
Chapter 2Chapter 2
Chapter 2
 
Microprocessor- Flaf registor
Microprocessor- Flaf registorMicroprocessor- Flaf registor
Microprocessor- Flaf registor
 
Arch 8086
Arch 8086Arch 8086
Arch 8086
 
3 organization of intel 8086
3 organization of intel 80863 organization of intel 8086
3 organization of intel 8086
 
Microprocessor Architecture.pptx
Microprocessor Architecture.pptxMicroprocessor Architecture.pptx
Microprocessor Architecture.pptx
 
8086 architecture
8086 architecture8086 architecture
8086 architecture
 
Intel Microprocessors 8086 Documentation
Intel Microprocessors 8086 DocumentationIntel Microprocessors 8086 Documentation
Intel Microprocessors 8086 Documentation
 
Microprocessor 8086
Microprocessor 8086Microprocessor 8086
Microprocessor 8086
 
Register & flags
Register & flagsRegister & flags
Register & flags
 
8086 Register organization and Architecture details
8086 Register organization and Architecture details8086 Register organization and Architecture details
8086 Register organization and Architecture details
 
N_Asm Assembly registers (sol)
N_Asm Assembly registers (sol)N_Asm Assembly registers (sol)
N_Asm Assembly registers (sol)
 
Flags registor of 8086 processor
Flags registor of 8086 processorFlags registor of 8086 processor
Flags registor of 8086 processor
 
Advanced micro -processor
Advanced micro -processorAdvanced micro -processor
Advanced micro -processor
 
INTEL 8086 MP Architecture
INTEL 8086 MP ArchitectureINTEL 8086 MP Architecture
INTEL 8086 MP Architecture
 
Microprocessor 8085 architecture ppt. april 2013
Microprocessor 8085 architecture ppt. april 2013Microprocessor 8085 architecture ppt. april 2013
Microprocessor 8085 architecture ppt. april 2013
 
Microprocessors and microcontrollers
Microprocessors and microcontrollersMicroprocessors and microcontrollers
Microprocessors and microcontrollers
 
intel 8086 introduction
intel 8086 introductionintel 8086 introduction
intel 8086 introduction
 
lec 2.pptx
lec 2.pptxlec 2.pptx
lec 2.pptx
 

More from Nikhil Kumar

At the Age of 22
At the Age of 22At the Age of 22
At the Age of 22
Nikhil Kumar
 
GSM CDMA & WI-MAX
GSM CDMA & WI-MAXGSM CDMA & WI-MAX
GSM CDMA & WI-MAX
Nikhil Kumar
 
Integrated Circuit Manufacturing
Integrated Circuit ManufacturingIntegrated Circuit Manufacturing
Integrated Circuit Manufacturing
Nikhil Kumar
 
Bsnl training
Bsnl trainingBsnl training
Bsnl training
Nikhil Kumar
 
Curved Wavelet Transform For Image Denoising using MATLAB.
Curved Wavelet Transform For Image Denoising using MATLAB.Curved Wavelet Transform For Image Denoising using MATLAB.
Curved Wavelet Transform For Image Denoising using MATLAB.
Nikhil Kumar
 
Bsnl Training Report
Bsnl Training ReportBsnl Training Report
Bsnl Training Report
Nikhil Kumar
 
Silicon Controlled Rectifier
Silicon Controlled Rectifier Silicon Controlled Rectifier
Silicon Controlled Rectifier
Nikhil Kumar
 
Optical Fiber Communication
Optical Fiber Communication Optical Fiber Communication
Optical Fiber Communication
Nikhil Kumar
 
Mode of Communication - Voice and Data
Mode of Communication - Voice and DataMode of Communication - Voice and Data
Mode of Communication - Voice and Data
Nikhil Kumar
 
Computer System Specification - 4th Generation
Computer System Specification - 4th GenerationComputer System Specification - 4th Generation
Computer System Specification - 4th Generation
Nikhil Kumar
 
Virtual Private Network- VPN
Virtual Private Network- VPNVirtual Private Network- VPN
Virtual Private Network- VPN
Nikhil Kumar
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086
Nikhil Kumar
 
PIN Specification of 8086 Microprocessor
PIN Specification of 8086 MicroprocessorPIN Specification of 8086 Microprocessor
PIN Specification of 8086 Microprocessor
Nikhil Kumar
 
Minimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorMinimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 Microprocessor
Nikhil Kumar
 
Architecture of 8086
Architecture of 8086Architecture of 8086
Architecture of 8086
Nikhil Kumar
 

More from Nikhil Kumar (15)

At the Age of 22
At the Age of 22At the Age of 22
At the Age of 22
 
GSM CDMA & WI-MAX
GSM CDMA & WI-MAXGSM CDMA & WI-MAX
GSM CDMA & WI-MAX
 
Integrated Circuit Manufacturing
Integrated Circuit ManufacturingIntegrated Circuit Manufacturing
Integrated Circuit Manufacturing
 
Bsnl training
Bsnl trainingBsnl training
Bsnl training
 
Curved Wavelet Transform For Image Denoising using MATLAB.
Curved Wavelet Transform For Image Denoising using MATLAB.Curved Wavelet Transform For Image Denoising using MATLAB.
Curved Wavelet Transform For Image Denoising using MATLAB.
 
Bsnl Training Report
Bsnl Training ReportBsnl Training Report
Bsnl Training Report
 
Silicon Controlled Rectifier
Silicon Controlled Rectifier Silicon Controlled Rectifier
Silicon Controlled Rectifier
 
Optical Fiber Communication
Optical Fiber Communication Optical Fiber Communication
Optical Fiber Communication
 
Mode of Communication - Voice and Data
Mode of Communication - Voice and DataMode of Communication - Voice and Data
Mode of Communication - Voice and Data
 
Computer System Specification - 4th Generation
Computer System Specification - 4th GenerationComputer System Specification - 4th Generation
Computer System Specification - 4th Generation
 
Virtual Private Network- VPN
Virtual Private Network- VPNVirtual Private Network- VPN
Virtual Private Network- VPN
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086
 
PIN Specification of 8086 Microprocessor
PIN Specification of 8086 MicroprocessorPIN Specification of 8086 Microprocessor
PIN Specification of 8086 Microprocessor
 
Minimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorMinimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 Microprocessor
 
Architecture of 8086
Architecture of 8086Architecture of 8086
Architecture of 8086
 

Recently uploaded

Series of visio cisco devices Cisco_Icons.ppt
Series of visio cisco devices Cisco_Icons.pptSeries of visio cisco devices Cisco_Icons.ppt
Series of visio cisco devices Cisco_Icons.ppt
PauloRodrigues104553
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
camseq
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
Hitesh Mohapatra
 
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECTCHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
jpsjournal1
 
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdfIron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
RadiNasr
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...
gerogepatton
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
IJNSA Journal
 
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
ihlasbinance2003
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
SyedAbiiAzazi1
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
Rahul
 
sieving analysis and results interpretation
sieving analysis and results interpretationsieving analysis and results interpretation
sieving analysis and results interpretation
ssuser36d3051
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
SUTEJAS
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
Wearable antenna for antenna applications
Wearable antenna for antenna applicationsWearable antenna for antenna applications
Wearable antenna for antenna applications
Madhumitha Jayaram
 
Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...
IJECEIAES
 
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
awadeshbabu
 
Swimming pool mechanical components design.pptx
Swimming pool  mechanical components design.pptxSwimming pool  mechanical components design.pptx
Swimming pool mechanical components design.pptx
yokeleetan1
 
Low power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniquesLow power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniques
nooriasukmaningtyas
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 

Recently uploaded (20)

Series of visio cisco devices Cisco_Icons.ppt
Series of visio cisco devices Cisco_Icons.pptSeries of visio cisco devices Cisco_Icons.ppt
Series of visio cisco devices Cisco_Icons.ppt
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
 
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECTCHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
 
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdfIron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
 
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
 
sieving analysis and results interpretation
sieving analysis and results interpretationsieving analysis and results interpretation
sieving analysis and results interpretation
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
Wearable antenna for antenna applications
Wearable antenna for antenna applicationsWearable antenna for antenna applications
Wearable antenna for antenna applications
 
Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...
 
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
 
Swimming pool mechanical components design.pptx
Swimming pool  mechanical components design.pptxSwimming pool  mechanical components design.pptx
Swimming pool mechanical components design.pptx
 
Low power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniquesLow power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniques
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 

Register Organisation of 8086 Microprocessor

  • 1. BY Nikhil Kumar NIRT EC 5TH semester 0511EC111056 REGISTER ORGANISATION OF 8086
  • 2. Registers in 8086 Microprocessor • All the registers of 8086 are 16-bit registers. The general purpose registers can be used as either 8-bit registers or 16-bit registers. • The register set of 8086 can be categorized into 4 different groups. CS SS DS ES Segment BP Index SP SI DI AH BH CH DH DL CL BL AL General Purpose Status and Control Flags IP AX BX CX DX pointer
  • 3. General purpose Register The registers AX, BX,CX and DX are the general purpose 16-bit registers. AX is used as 16-bit accumulator. The lower 8-bit is designated as AL and higher 8-bit is designated as AH. AL can be used as an 8-bit accumulator for 8-bit operation. All data register can be used as either 16 bit or 8 bit. BX is a 16 bit register, but BL indicates the lower 8- bit of BX and BH indicates the higher 8- bit of BX. The register CX is used default counter in case of string and loop instructions.
  • 4. Segment Registers Code segment register (CS): is used fro addressing memory location in the code segment of the memory, where the executable program is stored. Data segment register (DS): points to the data segment of the memory where the data is stored. Extra Segment Register (ES) : also refers to a segment in the memory which is another data segment in the memory. Stack Segment Register (SS): is used fro addressing stack segment of the memory. The stack segment is that segment of memory which is used to store stack data.
  • 5. Pointers and Index Registers. The pointers contain offset within the particular segments. The pointer register IP contains offset within the code segment. The pointer register BP contains offset within the data segment. The pointer register SP contains offset within the stack segment. The index registers are used as general purpose registers as well as for offset storage in case of indexed, base indexed and relative base indexed addressing modes. The register SI is used to store the offset of source data in data segment. The register DI is used to store the offset of destination in data or extra segment. The index registers are particularly useful for string manipulation.
  • 6. FLAG REGISTERS The 8086 flag register contents indicate the results of computation in the ALU. It also contains some flag bits to control the CPU operations. A 16 flag register is used in 8086. It is divided into two parts . •Condition code or status flags- The condition code flag register is the lower byte of the 16-bit flag register. The condition code flag register is identical to 8085 flag register, with an additional overflow flag. •Machine control flags- The control flag register is the higher byte of the flag register. It contains three flags namely direction flag(D), interrupt flag (I) and trap flag (T).
  • 7. RCET Microprocessor & Microcontroller 7 Flag Register Carry Parity Auxiliary Carry Zero Overflow Direction Interrupt enable Trap Sign 6 are status flags 3 are control flag
  • 8. Status Flag S- Sign Flag : This flag is set, when the result of any computation is negative. Z- Zero Flag: This flag is set, if the result of the computation or comparison performed by the previous instruction is zero. P- Parity Flag: This flag is set to 1, if the lower byte of the result contains even number of 1’s. C- Carry Flag: This flag is set, when there is a carry out of MSB in case of addition or a borrow in case of subtraction. AC-Auxillary Carry Flag: This is set, if there is a carry from the lowest nibble, i.e., bit three during addition, or borrow for the lowest nibble, i.e., bit three, during subtraction. O- Over flow Flag: This flag is set, if an overflow occurs, i.e., if the result of a signed operation is large enough to accommodate in a destination register. The result is of more than 7-bits in size in case of 8-bit signed operation and more than 15-bits in size in case of 16-bit sign operations, then the overflow will be set.
  • 9. Control flag T- Tarp Flag: If this flag is set, the processor enters the single step execution mode. I- Interrupt Flag: If this flag is set, the maskable interrupt are recognized by the CPU, otherwise they are ignored. D- Direction Flag: This is used by string manipulation instructions. If this flag bit is ‘0’, the string is processed beginning from the lowest address to the highest address, i.e., auto incrementing mode. Otherwise, the string is processed from the highest address towards the lowest address, i.e., auto incrementing mode.