Novel design algorithm for low complexity programmable fir filters based on extended double base number system

•Download as DOCX, PDF•

0 likes•99 views

I3E Technologies, #23/A, 2nd Floor SKS Complex, Opp. Bus Stand, Karur-639 001. IEEE PROJECTS AVAILABLE, NON-IEEE PROJECTS AVAILABLE, APPLICATION BASED PROJECTS AVAILABLE, MINI-PROJECTS AVAILABLE. Mobile : 99436 99916, 99436 99926, 99436 99936 Mail ID: i3eprojectskarur@gmail.com Web: www.i3etechnologies.com, www.i3eprojects.com

Engineering

NOVEL DESIGN ALGORITHM FOR LOW COMPLEXITY
PROGRAMMABLE FIR FILTERS BASED ON EXTENDED DOUBLE
BASE NUMBER SYSTEM
ABSTRACT:
Coefficient multipliers are the stumbling blocks in programmable finite impulse
response (FIR) digital filters. As the filter coefficients change either dynamically or periodically,
the search for common subexpressions for multiplierless implementation needs to be performed
over the entire gamut of integers of the desired precision, and the amount of shifts associated
with each identified common subexpression needs to be memorized. The complexity of a quality
search is thus beyond the existing design algorithms based on conventional binary and signed
digit representations. This paper presents a new design paradigm for the programmable FIR
filters by exploiting the extended double base number system (EDBNS). Due to its sparsity and
innate abstraction of the sum of binary shifted partial products, the sharing of adders in the time-
multiplexed multiple constant multiplication block of the programmable FIR filters can be
maximized by a direct mapping from the quasi-minimum EDBNS. The multiplexing cost can be
further reduced by merging double base terms. Logic synthesis results on more than one hundred
programmable filters with filter taps ranging from 10 to 100 and coefficient word lengths of 8,
12, and 16 bits show that the average logic complexity and critical path delay of the
programmable FIR filters designed by our proposed algorithm have been reduced by up to
47.81% and 14.32%, respectively over the existing design methods

What's hot

Efficient Soft Cancelation Decoder Architectures for Polar Codes

JAYAPRAKASH JPINFOTECH

Autonomous deployment for load balancing k surface coverage in sensor networks

LogicMindtech Nologies

The Direct Form FIR channel is utilized for DSP application where the channel request is settled. For the most part this channel devours more range and power. To defeat this issue Multiplier Control Signal Decision window (MCSD) plans is joined into Direct Form FIR channel to powerfully change the channel arrange. MCSD structures comprise of Control flag Generator (CG) and Amplitude Detection (AD) rationale circuits. Advertisement rationale is utilized to disavow the correct duplication process and screen the amplitudes of information tests. CG is utilized to control the channel operation through inside counter. Traditional reconfigurable FIR channel is planned utilizing Vedic Multiplier that devours more territory and deferral. In this paper, changed reconfigurable FIR filer is intended to additionally decrease the APT (Area, Power and Timing) item. The proposed Reconfigurable FIR filer, Vedic Multiplier is supplanted by Russian Peasant Multiplication procedure. Subsequently adjusted Reconfigurable FIR channel with Russian Peasant Multiplier expends less region, postponement and power than all analyzed techniques.

37 9144 new technique based peasant multiplication (edit lafi)

IAESIJEECS

communication system lec4

ZareenRauf1

Noise reduction may be a vigorous analysis area in image method due to its importance in up the quality of image for object detection and classification. Throughout this paper, we've got a bent to develop a skinny illustration based noise reduction methodology for the hyperspectral imaging , that depends on the thought that the non-noise part in associate discovered signal is sparsely rotten over a redundant lexicon whereas the noise part does not have this property. The foremost contribution of the paper is at intervals the introduction of nonlocal similarity and spectral-spatial structure of hyperspectral imaging into skinny illustration. Non-locality suggests that the self-similarity of image, by that a full image is partitioned into some groups containing similar patches. The similar patches in each cluster unit sparsely delineate with a shared set of atoms throughout a lexicon making true signal and noise extra merely separated. Sparse illustration with spectral-spatial structure can exploit spectral and spatial joint correlations of hyperspectral imaging by victimization 3D blocks rather than 2-D patches for skinny secret writing, which collectively makes true signal and noise extra distinguished. Moreover, hyperspectral imaging has every signal-independent and signal-dependent noises, thus a mixed Poisson and man of science noise model is used. In order to create skinny illustration be insensitive to various noise distribution in numerous blocks, a variance-fitting transformation (VFT) is used to create their variance comparable, the advantages of the projected ways unit valid on every artificial and real hyperspectral remote sensing data sets.

Review of Use of Nonlocal Spectral – Spatial Structured Sparse Representation...

IJERA Editor

Dcom ppt(en.39) dpcm

Dharit Unadkat

Babb Poster 1f

Derrick Babb

Direct interval volume rendering

Su Yan-Jen

F010232834

IOSR Journals

An Efficient Cluster Tree Based Data Collection Scheme for Large Mobile With ...

kavitha.s kavi

Abstract: In this paper, a highly area-efficient multiplier-less FIR filter is presented. Distributed Arithmetic (DA) has been used to implement a bit-serial scheme of a general asymmetric version of an FIR filter, taking optimal advantage of the 3-input LUT-based structure of FPGAs. The implementation of FIR filters on FPGA based on traditional arithmetic method costs considerable hardware resources, which goes against the decrease of circuit scale and the increase of system speed. This paper presents the realization of area efficient architectures using Distributed Arithmetic (DA) for implementation of Finite Impulse Response (FIR) filter. The performance of the bit-serial and bit parallel DA along with pipelining architecture with different quantized versions are analyzed for FIR filter Design. Distributed Arithmetic structure is used to increase the resource usage while pipeline structure is also used to increase the system speed. In addition, the divided LUT method is also used to decrease the required memory units. However, according to Distributed Arithmetic, we can make a Look-Up-Table (LUT) to conserve the MAC values and callout the values according to the input data if necessary. Therefore, LUT can be created to take the place of MAC units so as to save the hardware resources. The simulation results indicate that FIR filters using Distributed Arithmetic can work stable with high speed and can save almost 50 percent hardware resources to decrease the circuit scale, and can be applied to a variety of areas for its great flexibility and high reliability. This method not only reduces the LUT size, but also modifies the structure of the filter to achieve high speed performance. Keywords: DSP, Digital Filters, FIR , FPGA, MAC, Distributed Arithmetic(DA),Divided LUT, pipeline

A Novel Approach of Area-Efficient FIR Filter Design Using Distributed Arithm...

IOSR Journals

Dotnet distributed processing of probabilistic top-k queries in wireless sen...

Ecway Technologies

In the recent years, large scale information transfer by remote computing and the development of massive storage and retrieval systems have witnessed a tremendous growth. To cope up with the growth in the size of databases, additional storage devices need to be installed and the modems and multiplexers have to be continuously upgraded in order to permit large amounts of data transfer between computers and remote terminals. This leads to an increase in the cost as well as equipment. One solution to these problems is “COMPRESSION” where the database and the transmission sequence can be encoded efficiently. In this we investigated for optimum wavelet, optimum level, and optimum scaling factor.

Speech Compression Using Wavelets

IJMER

Dominant CIR Tap Index Identification for Wideband Channels

T. E. BOGALE

H010234144

IOSR Journals

In order to effectively manage and retrieve the information comprised in vast amount of text documents, powerful text mining tools and techniques are essential. In this paper we evaluate and compare two state-of-the-art data mining tools for clustering high-dimensional text data, Cluto and Gmeans. Several experiments were conducted on three benchmark datasets, and results are analysed in terms of clustering quality, memory and CPU time consumption. We empirically show that Gmeans offers high scalability by sacrificing clustering quality while Cluto presents better clustering quality at the expense of memory and CPU time.

An Empirical Comparison of Fast and Efficient Tools for Mining Textual Data

vtunali

What's hot (16)

Efficient Soft Cancelation Decoder Architectures for Polar Codes

Autonomous deployment for load balancing k surface coverage in sensor networks

37 9144 new technique based peasant multiplication (edit lafi)

communication system lec4

Review of Use of Nonlocal Spectral – Spatial Structured Sparse Representation...

Dcom ppt(en.39) dpcm

Babb Poster 1f

Direct interval volume rendering

F010232834

An Efficient Cluster Tree Based Data Collection Scheme for Large Mobile With ...

A Novel Approach of Area-Efficient FIR Filter Design Using Distributed Arithm...

Dotnet distributed processing of probabilistic top-k queries in wireless sen...

Speech Compression Using Wavelets

Dominant CIR Tap Index Identification for Wideband Channels

H010234144

An Empirical Comparison of Fast and Efficient Tools for Mining Textual Data

Similar to Novel design algorithm for low complexity programmable fir filters based on extended double base number system

Novel design algorithm for low complexity

LogicMindtech Nologies

CANONIC SIGNED DIGIT BASED DESIGN OF MULTIPLIER-LESS FIR FILTER USING SELFORG...

ijaia

journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals, yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal

International Journal of Engineering Research and Development (IJERD)

IJERD Editor

The electrocardiogram (ECG) analysis is commonly used technique in clinical examination proposes a method of designing reconfigurable warped digital filter with various low-pass, high-pass, band-pass and band-stop responses. The warped filter is obtain by replacing each element interruption of a digital filter with an all exceed filter. It is widely used for various video and audio processing applications. Warped filters require first-order all pass conversion to obtain low-pass and high-pass responses, and by using second-order all pass conversion to obtain variable band-pass and band-stop responses. To overcome this drawback, proposed method combines warped filters with the coefficient decimation technique. In VLSI circuits in order to reduce hardware cost Command Signals Decoder (CSD) based shift-and-add approach is used for multiplication. It offers extensive savings in opening count and power utilization more than other approaches.

Efficient Design of Higher Order Variable Digital Filter for Multi Modulated ...

IJTET Journal

11 an-efficient-vlsi-architecture-of-a-reconfigurable-pulse-shaping-fir-inter...

Pvrtechnologies Nellore

This paper elucidates the system construct of DA-FIR filter optimized for design of distributed arithmetic (DA) finite impulse response (FIR) filter and is based on architecture with tightly coupled co-processor based data processing units. With a series of look-up-table (LUT) accesses in order to emulate multiply and accumulate operations the constructed DA based FIR filter is implemented on FPGA. The very high speed integrated circuit hardware description language (VHDL) is used implement the proposed filter and the design is verified using simulation. This paper discusses two optimization algorithms and resulting optimizations are incorporated into LUT layer and architecture extractions. The proposed method offers an optimized design in the form of offers average miminimizations of the number of LUT, reduction in populated slices and gate minimization for DAfinite impulse response filter. This research paves a direction towards development of bio inspired computing architectures developed without logically intensive operations, obtaining the desired specifications with respect to performance, timing, and reliability.

Design and implementation of DA FIR filter for bio-inspired computing archite...

IJECEIAES

Multi-resolution filter bank (MRFB)-based on the fast filter bank design can be used for multiple resolution spectrum sensing. MRFB overcomes the constraint of fixed sensing resolution in spectrum sensors based on conventional discrete Fourier transform filter banks (DFTFB) without hardware re-implementation. Multipliers have a greater impact on complexity and performance of the design because a large number of constant multiplications are required in the multiplication of filter coefficients with the filter input. Modified multiplier architecture Distributed Arithmetic(DA) is used to improve the efficiency

An efficient multi resolution filter bank based on da based multiplication

VLSICS Design

In this paper, a linear phase Low Pass FIR filter is designed and proposed based on Firefly algorithm. We exploit the exploitation and exploration mechanism with a local search routine to improve the convergence and get higher speed computation. The optimum FIR filters are designed based on the Firefly method for which the finite word length is used to represent coefficients. Furthermore, Particle Swarm Optimization (PSO) and Differential Evolution algorithm (DE) will be used to show the solution. The results will be compared with PSO and DE methods. Firefly algorithm and Parks–McClellan (PM) algorithm are also compared in this paper thoroughly. The design goal is successfully achieved in all design examples using the Firefly algorithm. They are compared with that obtained by using the PSO and the DE algorithm. For the problem at hand, the simulation results show that the Firefly algorithm outperforms the PSO and DE methods in some of the presented design examples. It also performs well in a portion of the exhibited design examples particularly in speed and quality.

Linear Phase FIR Low Pass Filter Design Based on Firefly Algorithm

IJECEIAES

IRJET- Efficient Shift add Implementation of Fir Filter using Variable Pa...

IRJET Journal

Based on vertical horizontal binary common

LogicMindtech Nologies

Multiple communication channel support in RF transmission, such as that in a Software Defined Radio (SDR) warrants the use of channelizers to extract required channels from the received RF frequency band and to perform follow-on baseband processing. This paper describes the process of channelization as it applies to low power and high-efficiency applications in wireless and Satellite Communications (SATCOM) domains. Smaller bandwidths and changing requirements of bandwidth calls for a programmable channel selection mechanism whereby channels and the resulting bandwidth can be selected based on target application, which is the primary principle in the Software Defined Radio based systems.

FPGA Based Power Efficient Chanalizer For Software Defined Radio

IJMER

This paper presents a novel approach of designing linear phase FIR low pass filter using cuckoo Search Algorithm (CSA). FIR filter design is a multi-modal optimization problem. The conventional optimization techniques are not efficient for digital filter design. An iterative method is introduced to find the best solution of FIR filter design problem.Flat passband and high stopband attenuation are the major characteristics required in FIR filter design. To achieve these characteristics, a Cuckoo Search algorithm (CSA) is proposed in this paper. CSA have been used here for the design of linear phase finite impulse response (FIR) filters. Results are presented in this paper that seems to be promising tool for FIR filter design

Design of Low Pass Digital FIR Filter Using Cuckoo Search Algorithm

IJERA Editor

Performance evaluation of efficient structure for fir decimation filters usin...

IAEME Publication

Ravi Teja

Design of Area Efficient Digital FIR Filter using MAC

IRJET Journal

A05410105

IOSR-JEN

Power consumption reduction is transpiring drift in area of VLSI digital signal processing. This gives rise to need of minimization of silicon area which is done by folding algorithm. As silicon area decreases power consumption of a circuit decreases. Folding is an algorithm which reduces silicon chip area by combining various arithmetic operations into one operation by time scheduling technique. It is applied on iterative data flow graph with appropriate folding set. Least mean square algorithm alters coefficients of Adaptive filter in order to achieve desired output. Proposed work is focused on design of efficient VLSI architecture for LMS adaptive filter aims at reducing mainly area which results in power consumption reduction and hardware complexity. LMS filter structure used here is called non-canonical as transpose FIR structure is used. Results show that numbers of adders are reduced by 37.5 % and multipliers by 33.33% without changing characteristics of filter.

FOLDED ARCHITECTURE FOR NON CANONICAL LEAST MEAN SQUARE ADAPTIVE DIGITAL FILT...

VLSICS Design

In Wireless signals and Radar signals where power, real estate, speed and low cost are tight constraints and Doppler tolerance is not a major concern biphase codes are popular and FIR filter is used for digital pulse compression (DPC) implementation to achieve required range resolution. Disadvantage of low peak to sidelobe ratio (PSR) of biphase codes can be overcome by linear programming for either single stage mismatched filter or two stage approach i.e. matched filter followed by sidelobe suppression filter (SSF) filter. Linear programming (LP) calls for longer filter lengths to obtain desirable PSR. Longer the filter length greater will be the number of multipliers, hence more will be the requirement of logic resources used in the FPGAs and many time becomes design challenge for system on chip (SoC) requirement. This requirement of multipliers can be brought down by clustering the tap weights of the filter by kmeans clustering algorithm at the cost of few dB deterioration in PSR. The cluster centroid as tap weight reduces logic used in FPGA for FIR filters to a great extent by reducing number of weight multipliers. Since kmeans clustering is an iterativealgorithm, centroid for weights cluster is different in different iterations and causes different clusters. This causes difference in clustering of weights and sometimes even it may happen that lesser number of multiplier and lesser length of filter provide better PSR. In this paper few sample optimum biphase codes have been provided in tabular form with their optimum sidelobe supression filter (SSF) with optimum lengths and minimum multipliers to achieve low sidelobe level of -35 dBto -40 dB and have been compared against PSR achieved without clustering.Clustering is used in FIR filter for pulse compression and its effect is seen on peak to sidelobe ratio. This is being a genericmethod for FIR filters to reduce number of multipliers can be extended to other similar applications.

Optimum FIR Filtersfor Digital Pulse Compression of Biphase Barker Codes with...

IJERA Editor

A high performance fir filter architecture for fixed and reconfigurable appli...

Ieee Xpert

A high performance fir filter architecture for

LogicMindtech Nologies

Similar to Novel design algorithm for low complexity programmable fir filters based on extended double base number system (20)