SlideShare a Scribd company logo
Thursday, October 26, 2017
1
GROUP MEMBERS :
•Muhammad Umar (R1F15Bscs0015)
• Hardwired
• Microprogrammed
Instruction code
Combinational
Logic Circuits
Memory
Sequence
Counter
.
.
Control
signals
Control
signals
Next Address
Generator
(sequencer)
CAR Control
Memory
CDR
Decodin
g
Circuit
Memory
.
.
CAR: Control Address Register
CDR: Control Data RegisterInstruction code
Thursday, October 26, 2017
3
Control Unit :
The control unit (CU) is a component of a
computer's central processing unit (CPU)
that directs the operation of the processor.
It tells the computer's memory,
arithmetic/logic unit and input and output
devices on how to respond to a program's
instructions.
Thursday, October 26, 2017
4
Hardwire :
Hardwire control is a control
mechanism that generates control signals
by using an appropriate Finite State
Machine (FSM). Actually we sort it on
circuit.
The disadvantage is that wrong wiring
waste waste the whole circuit and time .
Thursday, October 26, 2017
5
Microprogrammed :
Microprogrammed control is a control
mechanism that generates control signals
by reading a memory called a Control
Storage (CS) that certain control signals.
It’s like a chips or bio’s and digital clock
watch (Masjid) is a chiped
microprogrammed.
Flexibility (change time etc )…
Thursday, October 26, 2017
6
HARDWIRED CONTROL
UNIT
MICROPROGRAMMED
CONTROL UNIT
1) Speed is fast.
2) More costlier.
3) Occurrence of error is more.
4) Control functions implemented in
hardware
5) Not flexible to accommodate new
system specification or new
instruction redesign is required.
6) Difficult to handle complex instruction
sets.
7) Complicated design process.
8) Complex decoding and sequencing
logic.
9) More chip area.
10) Application:
Mostly RISC microprocessor.
1) Speed is slow.
2) Cheaper.
3) Occurrence of error is less.
4) Control functions implemented in
software
5) More flexible to accommodate new
system specification or new
instructions
6) Easier to handle complex instruction
sets
7) Orderly, systematic and simple
design process.
8) Easier decoding and sequencing
logic
9) Less chip area.
10) Application:
Mainframes some microprocessors
Thursday, October 26, 2017
7
Control Signals.
Control Variables.
Control Word.
Control Memory.
Microinstructions.
Microprogram.
Thursday, October 26, 2017
8
• Control Signals :
Group of bits used to select paths in Multiplexer,decoder
and Arithematic logic units.
• Control Variables :
Multiple Micro-operations
i.e a=a+b
• Binary variables specify micro-operations
• Control Word :
String of 1’s and 0’s represented control variables.
• Control Memory :
Memory certain control words
Thursday, October 26, 2017
9
• Micro-instructions:
Instructions that makes microprogrammed
are called micro-instruction.
• In micro instruction write program and stored in chip
o Control words stored in control memory.
o Specify control signals for execution of micro operation.
• Micro-program:
Sequence of micro-instruction
Thursday, October 26, 2017
10
• Are the funcional, or
atomic, operations of a
processor.
• A single micro-operation
generally involves a
transfer between
registers, transfer
between registers and
external bus, or a
simple ALU operation.
Thursday, October 26, 2017
11
 Read-only memory (ROM)
 Content of word in ROM at given address specifies
microinstruction
 Each computer instruction initiates series of
microinstructions (micro program) in control memory
 These microinstructions generate micro operations to
• Fetch instruction from main memory
• Evaluate effective address
• Execute operation specified by instruction
• Return control to fetch phase for next instruction
Thursday, October 26, 2017
12
Micro-program are stored in ROM. That
memory is called Control Memory.
(Like A Library)
Address
Control
memory
(ROM)
Control word
(microinstruction)
Thursday, October 26, 2017
13
 Control memory:
• Contains microprograms (set of microinstructions)
• Microinstruction contains
 Bits initiate microoperations
 Bits determine address of next microinstruction
Control
word
Next Address
Generator
(sequencer)
CAR
Control
Memory
(ROM)
CDR
External
input
Thursday, October 26, 2017
14
 Control address register (CAR) :
• Specifies address of next microinstruction
 Next address generator (microprogram
sequencer)
• Determines address sequence for control memory
 Microprogram sequencer functions
• Increment CAR by one
• Transfer external address into CAR
• Load initial address into CAR to start control
operations
Thursday, October 26, 2017
15
 Control data register (CDR)- or pipeline
register:
• Holds microinstruction read from control memory
• Allows execution of microoperations specified by
control word simultaneously with generation of next
microinstruction
 Control unit can operate without CDR
Control
word
Next Address
Generator
(sequencer)
CAR
Control
Memory
(ROM)
External
input
Thursday, October 26, 2017
16
Routine :
• Every block of code is “Routine.”
• Group of microinstructions stored in control
memory.
Each computer instruction has its own
microprogram routine to generate
microoperations that execute the
instruction.
Thursday, October 26, 2017
17
 Subroutine:
• Sequence of microinstructions used by other routines
to accomplish particular task
 Example:
• Subroutine to generate effective address of operand
for memory reference instruction
Thursday, October 26, 2017
18
 Branching from one routine to another depends on
status bit conditions.
 Working on the base of condition.
e.g :
{ if a>50;
cout<<message;
----------
----------
----------
}
 Unconditional branch
• Fix value of status bit to 1
e.g :
Goto X;
Thursday, October 26, 2017
19
Each computer instruction has its own
microprogram routine stored in a given
location of the control memory
Mapping:
• Transformation from instruction code bits to
address in control memory where routine is
located
Thursday, October 26, 2017
20
Thursday, October 26, 2017
21
 Each routine must be able to branch to the next routine
in the sequence. An initial address is loaded into the
CAR when power is turned on; this is usually the
address of the first microinstruction in the instruction
fetch routine. Next, the control unit must determine the
effective address of the instruction.
 Address sequencing capabilities required in control
unit
• Incrementing CAR
• Unconditional or conditional branch, depending on status bit
conditions
• Mapping from bits of instruction to address for control memory
• Facility for subroutine call and return
Thursday, October 26, 2017
22
1940
opcode 940
 1 is the opcode.
 940 is the Address.
---------------------------------------------
------------------------------------------
---------------------------------------
CONTROL UNIT
Thursday, October 26, 2017
23
 Computer instruction format:
 Four computer instructions:
(EA is Effective Address)
I Opcode Address
15 14 11 10 0
ADD 0000 AC  AC + M[EA]
BRANCH 0001 if (AC < 0) then (PC  EA)
STORE 0010 M[EA]  AC
EXCHANGE 0011 AC  M[EA], M[EA]  AC
Symbol OP-code Description
Thursday, October 26, 2017
24
• F1,F2,F3 : Micro-operation fields.
• CD : Condition for branching
• BR : Branch Field
• AD : Address Field
Thursday, October 26, 2017
25
CD Condition Symbol Comments
00 Always = 1 U Unconditional branch
01 DR(15) I Indirect address bit
10 AC(15) S Sign bit of AC
11 AC = 0 Z Zero value in AC
BR Symbol Function
00 JMP CAR  AD if condition = 1
CAR  CAR + 1 if condition = 0
01 CALL CAR  AD, SBR  CAR + 1 if condition = 1
CAR  CAR + 1 if condition = 0
10 RET CAR  SBR (Return from subroutine)
11 MAP CAR(2-5)  DR(11-14), CAR(0,1,6)  0
Thursday, October 26, 2017
26
 Sample Format :
 Label May be empty or may specify symbolic address
terminated with colon
 Micro-ops Consists of 1, 2, or 3 symbols separated by commas
 CD One of {U, I, S, Z}
U: Unconditional Branch
I: Indirect address bit
S: Sign of AC
Z: Zero value in AC
 BR One of (JMP, CALL, RET, MAP)
 AD One of (Symbolic address, NEXT, empty).
Thursday, October 26, 2017
27
Thursday, October 26, 2017
28

More Related Content

What's hot

memory reference instruction
memory reference instructionmemory reference instruction
memory reference instruction
DeepikaT13
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
Suvendu Kumar Dash
 
Micro Programmed Control Unit
Micro Programmed Control UnitMicro Programmed Control Unit
Micro Programmed Control Unit
Kamal Acharya
 
Assembly language progarmming
Assembly language progarmmingAssembly language progarmming
Assembly language progarmming
Azmeyer
 
Program execution, straight line sequence and branching
Program execution, straight line sequence and branchingProgram execution, straight line sequence and branching
Program execution, straight line sequence and branching
JyotiprakashMishra18
 
Control Unit Design
Control Unit DesignControl Unit Design
Control Unit Design
Vinit Raut
 
Computer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organizationComputer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organization
AmrutaMehata
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
Talesun Solar USA Ltd.
 
Pipeline hazard
Pipeline hazardPipeline hazard
Pipeline hazard
AJAL A J
 
Addressing sequencing
Addressing sequencingAddressing sequencing
Addressing sequencing
rajshreemuthiah
 
Computer registers
Computer registersComputer registers
Computer registers
DeepikaT13
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
Mazin Alwaaly
 
Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085
Chinmayee samal
 
Pipeline hazards in computer Architecture ppt
Pipeline hazards in computer Architecture pptPipeline hazards in computer Architecture ppt
Pipeline hazards in computer Architecture ppt
mali yogesh kumar
 
design of accumlator
design of accumlatordesign of accumlator
design of accumlator
SangeethaSasi1
 
Instruction pipelining
Instruction pipeliningInstruction pipelining
Instruction pipeliningTech_MX
 
Program control instructions
Program control instructionsProgram control instructions
Program control instructions
Dr. Girish GS
 
Computer instructions
Computer instructionsComputer instructions
Computer instructionsAnuj Modi
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
rishi ram khanal
 

What's hot (20)

memory reference instruction
memory reference instructionmemory reference instruction
memory reference instruction
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
 
Micro Programmed Control Unit
Micro Programmed Control UnitMicro Programmed Control Unit
Micro Programmed Control Unit
 
Assembly language progarmming
Assembly language progarmmingAssembly language progarmming
Assembly language progarmming
 
Program execution, straight line sequence and branching
Program execution, straight line sequence and branchingProgram execution, straight line sequence and branching
Program execution, straight line sequence and branching
 
Control Unit Design
Control Unit DesignControl Unit Design
Control Unit Design
 
Computer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organizationComputer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organization
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
Pipeline hazard
Pipeline hazardPipeline hazard
Pipeline hazard
 
Addressing sequencing
Addressing sequencingAddressing sequencing
Addressing sequencing
 
Lecture 3 instruction set
Lecture 3  instruction setLecture 3  instruction set
Lecture 3 instruction set
 
Computer registers
Computer registersComputer registers
Computer registers
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
 
Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085
 
Pipeline hazards in computer Architecture ppt
Pipeline hazards in computer Architecture pptPipeline hazards in computer Architecture ppt
Pipeline hazards in computer Architecture ppt
 
design of accumlator
design of accumlatordesign of accumlator
design of accumlator
 
Instruction pipelining
Instruction pipeliningInstruction pipelining
Instruction pipelining
 
Program control instructions
Program control instructionsProgram control instructions
Program control instructions
 
Computer instructions
Computer instructionsComputer instructions
Computer instructions
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
 

Viewers also liked

basic computer programming and micro programmed control
basic computer programming and micro programmed controlbasic computer programming and micro programmed control
basic computer programming and micro programmed control
Rai University
 
15 control-computer organization and archietecture-CO-COA
15 control-computer organization and archietecture-CO-COA15 control-computer organization and archietecture-CO-COA
15 control-computer organization and archietecture-CO-COA
Jay Patel
 
Computer architecture
Computer architectureComputer architecture
Computer architectureneclinux
 
Micro programmed control
Micro programmed  controlMicro programmed  control
Micro programmed control
Shashank Singh
 
Origin of Microprocessor and Classification of Microprocessor
Origin of Microprocessor and  Classification of Microprocessor Origin of Microprocessor and  Classification of Microprocessor
Origin of Microprocessor and Classification of Microprocessor
Vijay Kumar
 
Types of instructions
Types of instructionsTypes of instructions
Types of instructions
ihsanjamil
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control Anuj Modi
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
Dilum Bandara
 

Viewers also liked (8)

basic computer programming and micro programmed control
basic computer programming and micro programmed controlbasic computer programming and micro programmed control
basic computer programming and micro programmed control
 
15 control-computer organization and archietecture-CO-COA
15 control-computer organization and archietecture-CO-COA15 control-computer organization and archietecture-CO-COA
15 control-computer organization and archietecture-CO-COA
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Micro programmed control
Micro programmed  controlMicro programmed  control
Micro programmed control
 
Origin of Microprocessor and Classification of Microprocessor
Origin of Microprocessor and  Classification of Microprocessor Origin of Microprocessor and  Classification of Microprocessor
Origin of Microprocessor and Classification of Microprocessor
 
Types of instructions
Types of instructionsTypes of instructions
Types of instructions
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
 

Similar to MicroProgrammed Explained .

Design of control unit.pptx
Design of control unit.pptxDesign of control unit.pptx
Design of control unit.pptx
Shubham014
 
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptxUnit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
IronMan665214
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
IRJET Journal
 
Unit 3 CO.pptx
Unit 3 CO.pptxUnit 3 CO.pptx
Unit 3 CO.pptx
NeerajaBhukya
 
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfQuestion 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdf
armcomputers
 
8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt
Hardik Manocha
 
CPU.ppd
CPU.ppdCPU.ppd
Hg3612911294
Hg3612911294Hg3612911294
Hg3612911294
IJERA Editor
 
Control Memory
Control MemoryControl Memory
Control Memory
mahesh kumar prajapat
 
B.sc cs-ii-u-3.2-basic computer programming and micro programmed control
B.sc cs-ii-u-3.2-basic computer programming and micro programmed controlB.sc cs-ii-u-3.2-basic computer programming and micro programmed control
B.sc cs-ii-u-3.2-basic computer programming and micro programmed control
Rai University
 
Bca 2nd sem-u-3.2-basic computer programming and micro programmed control
Bca 2nd sem-u-3.2-basic computer programming and micro programmed controlBca 2nd sem-u-3.2-basic computer programming and micro programmed control
Bca 2nd sem-u-3.2-basic computer programming and micro programmed control
Rai University
 
Unit i-introduction
Unit i-introductionUnit i-introduction
Unit i-introduction
akruthi k
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIA
Aiman Hud
 
Design of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsDesign of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applications
ROHIT89352
 
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDLIRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET Journal
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
jbri1395
 
module01.ppt
module01.pptmodule01.ppt
module01.ppt
Subhasis Dash
 
Microchip's PIC Micro Controller
Microchip's PIC Micro ControllerMicrochip's PIC Micro Controller
Microchip's PIC Micro Controller
Midhu S V Unnithan
 
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
Florian Lautenschlager
 

Similar to MicroProgrammed Explained . (20)

Design of control unit.pptx
Design of control unit.pptxDesign of control unit.pptx
Design of control unit.pptx
 
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptxUnit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
 
Unit 3 CO.pptx
Unit 3 CO.pptxUnit 3 CO.pptx
Unit 3 CO.pptx
 
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfQuestion 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdf
 
8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt
 
CPU.ppd
CPU.ppdCPU.ppd
CPU.ppd
 
Hg3612911294
Hg3612911294Hg3612911294
Hg3612911294
 
Control Memory
Control MemoryControl Memory
Control Memory
 
B.sc cs-ii-u-3.2-basic computer programming and micro programmed control
B.sc cs-ii-u-3.2-basic computer programming and micro programmed controlB.sc cs-ii-u-3.2-basic computer programming and micro programmed control
B.sc cs-ii-u-3.2-basic computer programming and micro programmed control
 
CPU Architecture
CPU ArchitectureCPU Architecture
CPU Architecture
 
Bca 2nd sem-u-3.2-basic computer programming and micro programmed control
Bca 2nd sem-u-3.2-basic computer programming and micro programmed controlBca 2nd sem-u-3.2-basic computer programming and micro programmed control
Bca 2nd sem-u-3.2-basic computer programming and micro programmed control
 
Unit i-introduction
Unit i-introductionUnit i-introduction
Unit i-introduction
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIA
 
Design of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsDesign of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applications
 
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDLIRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
 
module01.ppt
module01.pptmodule01.ppt
module01.ppt
 
Microchip's PIC Micro Controller
Microchip's PIC Micro ControllerMicrochip's PIC Micro Controller
Microchip's PIC Micro Controller
 
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
 

Recently uploaded

TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
Celine George
 
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptxChapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Mohd Adib Abd Muin, Senior Lecturer at Universiti Utara Malaysia
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 
JEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questionsJEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questions
ShivajiThube2
 
Multithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race conditionMultithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race condition
Mohammed Sikander
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
Jisc
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
SACHIN R KONDAGURI
 
Lapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdfLapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdf
Jean Carlos Nunes Paixão
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
TechSoup
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
Special education needs
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
camakaiclarkmusic
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
vaibhavrinwa19
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
EduSkills OECD
 
Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.
Ashokrao Mane college of Pharmacy Peth-Vadgaon
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
Pavel ( NSTU)
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
Sandy Millin
 
Azure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHatAzure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHat
Scholarhat
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
DeeptiGupta154
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 

Recently uploaded (20)

TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
 
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptxChapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 
JEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questionsJEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questions
 
Multithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race conditionMultithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race condition
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
 
Lapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdfLapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdf
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
 
Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
 
Azure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHatAzure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHat
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 

MicroProgrammed Explained .

  • 2. GROUP MEMBERS : •Muhammad Umar (R1F15Bscs0015)
  • 3. • Hardwired • Microprogrammed Instruction code Combinational Logic Circuits Memory Sequence Counter . . Control signals Control signals Next Address Generator (sequencer) CAR Control Memory CDR Decodin g Circuit Memory . . CAR: Control Address Register CDR: Control Data RegisterInstruction code Thursday, October 26, 2017 3
  • 4. Control Unit : The control unit (CU) is a component of a computer's central processing unit (CPU) that directs the operation of the processor. It tells the computer's memory, arithmetic/logic unit and input and output devices on how to respond to a program's instructions. Thursday, October 26, 2017 4
  • 5. Hardwire : Hardwire control is a control mechanism that generates control signals by using an appropriate Finite State Machine (FSM). Actually we sort it on circuit. The disadvantage is that wrong wiring waste waste the whole circuit and time . Thursday, October 26, 2017 5
  • 6. Microprogrammed : Microprogrammed control is a control mechanism that generates control signals by reading a memory called a Control Storage (CS) that certain control signals. It’s like a chips or bio’s and digital clock watch (Masjid) is a chiped microprogrammed. Flexibility (change time etc )… Thursday, October 26, 2017 6
  • 7. HARDWIRED CONTROL UNIT MICROPROGRAMMED CONTROL UNIT 1) Speed is fast. 2) More costlier. 3) Occurrence of error is more. 4) Control functions implemented in hardware 5) Not flexible to accommodate new system specification or new instruction redesign is required. 6) Difficult to handle complex instruction sets. 7) Complicated design process. 8) Complex decoding and sequencing logic. 9) More chip area. 10) Application: Mostly RISC microprocessor. 1) Speed is slow. 2) Cheaper. 3) Occurrence of error is less. 4) Control functions implemented in software 5) More flexible to accommodate new system specification or new instructions 6) Easier to handle complex instruction sets 7) Orderly, systematic and simple design process. 8) Easier decoding and sequencing logic 9) Less chip area. 10) Application: Mainframes some microprocessors Thursday, October 26, 2017 7
  • 8. Control Signals. Control Variables. Control Word. Control Memory. Microinstructions. Microprogram. Thursday, October 26, 2017 8
  • 9. • Control Signals : Group of bits used to select paths in Multiplexer,decoder and Arithematic logic units. • Control Variables : Multiple Micro-operations i.e a=a+b • Binary variables specify micro-operations • Control Word : String of 1’s and 0’s represented control variables. • Control Memory : Memory certain control words Thursday, October 26, 2017 9
  • 10. • Micro-instructions: Instructions that makes microprogrammed are called micro-instruction. • In micro instruction write program and stored in chip o Control words stored in control memory. o Specify control signals for execution of micro operation. • Micro-program: Sequence of micro-instruction Thursday, October 26, 2017 10
  • 11. • Are the funcional, or atomic, operations of a processor. • A single micro-operation generally involves a transfer between registers, transfer between registers and external bus, or a simple ALU operation. Thursday, October 26, 2017 11
  • 12.  Read-only memory (ROM)  Content of word in ROM at given address specifies microinstruction  Each computer instruction initiates series of microinstructions (micro program) in control memory  These microinstructions generate micro operations to • Fetch instruction from main memory • Evaluate effective address • Execute operation specified by instruction • Return control to fetch phase for next instruction Thursday, October 26, 2017 12
  • 13. Micro-program are stored in ROM. That memory is called Control Memory. (Like A Library) Address Control memory (ROM) Control word (microinstruction) Thursday, October 26, 2017 13
  • 14.  Control memory: • Contains microprograms (set of microinstructions) • Microinstruction contains  Bits initiate microoperations  Bits determine address of next microinstruction Control word Next Address Generator (sequencer) CAR Control Memory (ROM) CDR External input Thursday, October 26, 2017 14
  • 15.  Control address register (CAR) : • Specifies address of next microinstruction  Next address generator (microprogram sequencer) • Determines address sequence for control memory  Microprogram sequencer functions • Increment CAR by one • Transfer external address into CAR • Load initial address into CAR to start control operations Thursday, October 26, 2017 15
  • 16.  Control data register (CDR)- or pipeline register: • Holds microinstruction read from control memory • Allows execution of microoperations specified by control word simultaneously with generation of next microinstruction  Control unit can operate without CDR Control word Next Address Generator (sequencer) CAR Control Memory (ROM) External input Thursday, October 26, 2017 16
  • 17. Routine : • Every block of code is “Routine.” • Group of microinstructions stored in control memory. Each computer instruction has its own microprogram routine to generate microoperations that execute the instruction. Thursday, October 26, 2017 17
  • 18.  Subroutine: • Sequence of microinstructions used by other routines to accomplish particular task  Example: • Subroutine to generate effective address of operand for memory reference instruction Thursday, October 26, 2017 18
  • 19.  Branching from one routine to another depends on status bit conditions.  Working on the base of condition. e.g : { if a>50; cout<<message; ---------- ---------- ---------- }  Unconditional branch • Fix value of status bit to 1 e.g : Goto X; Thursday, October 26, 2017 19
  • 20. Each computer instruction has its own microprogram routine stored in a given location of the control memory Mapping: • Transformation from instruction code bits to address in control memory where routine is located Thursday, October 26, 2017 20
  • 22.  Each routine must be able to branch to the next routine in the sequence. An initial address is loaded into the CAR when power is turned on; this is usually the address of the first microinstruction in the instruction fetch routine. Next, the control unit must determine the effective address of the instruction.  Address sequencing capabilities required in control unit • Incrementing CAR • Unconditional or conditional branch, depending on status bit conditions • Mapping from bits of instruction to address for control memory • Facility for subroutine call and return Thursday, October 26, 2017 22
  • 23. 1940 opcode 940  1 is the opcode.  940 is the Address. --------------------------------------------- ------------------------------------------ --------------------------------------- CONTROL UNIT Thursday, October 26, 2017 23
  • 24.  Computer instruction format:  Four computer instructions: (EA is Effective Address) I Opcode Address 15 14 11 10 0 ADD 0000 AC  AC + M[EA] BRANCH 0001 if (AC < 0) then (PC  EA) STORE 0010 M[EA]  AC EXCHANGE 0011 AC  M[EA], M[EA]  AC Symbol OP-code Description Thursday, October 26, 2017 24
  • 25. • F1,F2,F3 : Micro-operation fields. • CD : Condition for branching • BR : Branch Field • AD : Address Field Thursday, October 26, 2017 25
  • 26. CD Condition Symbol Comments 00 Always = 1 U Unconditional branch 01 DR(15) I Indirect address bit 10 AC(15) S Sign bit of AC 11 AC = 0 Z Zero value in AC BR Symbol Function 00 JMP CAR  AD if condition = 1 CAR  CAR + 1 if condition = 0 01 CALL CAR  AD, SBR  CAR + 1 if condition = 1 CAR  CAR + 1 if condition = 0 10 RET CAR  SBR (Return from subroutine) 11 MAP CAR(2-5)  DR(11-14), CAR(0,1,6)  0 Thursday, October 26, 2017 26
  • 27.  Sample Format :  Label May be empty or may specify symbolic address terminated with colon  Micro-ops Consists of 1, 2, or 3 symbols separated by commas  CD One of {U, I, S, Z} U: Unconditional Branch I: Indirect address bit S: Sign of AC Z: Zero value in AC  BR One of (JMP, CALL, RET, MAP)  AD One of (Symbolic address, NEXT, empty). Thursday, October 26, 2017 27