SlideShare a Scribd company logo
A Single-Platform Simulation and Design Technique for

CMOS-MEMS Based on a Circuit Simulator with Hardware
Description Language

BITS Pilani
Hyderabad Campus

Mayank Garg
2013H140040H
ME Embedded System
Motivation
 MEMS and CMOS technology has transformed the world
in last 3 decades.
 Most Of the MEMS today fabricated in the same way as
the silicon integrated system.
 Silicon in good for Both MEMS and CMOS.
 It is motivated us to integrate both the technology.
 Use of MEMS as important components and subsystems
in RF circuits has led a new dimensions in CMOS-MEMS
integration.
 A number of CMOS-MEMS devices have been fabricated
and delivered.
 Challenge in this is, CAD tool for co-design with MEMS
and CMOS integrated system need to be developed.
*
Design Flow
Flowchart based on circuit simulator

Electrostatic parallel-plate actuator.
Sub-Circuits for simulator
Verilog-A expressions
Result analysis
Comparison
Simulation and experiment result
Conclusion
System
specification

System
description

Mems
Circuit
Electrical
device

MicroMechanical
Device
MEMS
Layout

Fabrication
and Test
MEMS design flowchart based on mechanoelectric cosolver
MEMS design flowchart based on
mechanoelectric cosolver

MEMS design flowchart based on
circuit simulator with HDL
behavioral model
Analytical model for electrostatic parallel-plate actuator.
MODULE I: Sub-circuit model for the parallel-plate electrostatic
actuator, and it has been designed to calculate the electrostatic force F1
as electrical current output as a function of drive voltage(s).
Module II: For the viscoelastic suspension to calculate the restoring force
F2 as current output.
Module III: which has been inserted between the viscoelastic suspension
and the electrostatic actuator, is the EOM cosolver to calculate the
velocity and the displacement x as a function of the electrostatic and
restoring forces.
Module IV: the mechanical anchor
Those sub-circuit symbols I–IV have been designed to visually represent
the elements.
Verilog-A expressions: We are using Verilog-A, which is an
HDL that can handle various mathematical
operations, including derivation and integration as well
as logical expressions such as an if–then–else clause. It
also has versatility of defining the input and output ports
in either the electrical current and voltage modes.
Verilog-A description can be placed in a more
straightforward manner by using mathematical
expressions
Electrostatic Actuator module:

HDL equivalent circuit description for electrostatic parallel-plate
actuator
Block1: defines the initial conditions
for the displacement
Block 2:the acceleration a is
calculated from the net electrostatic
attractive force and the restoring
force, divided by the lumped mass m.
Block 3: where a logical flag vi0integ
is set to be one when the
displacement x1 comes into contact
with the mechanical stoppers at limit
or limit on the positive and negative
directions, respectively. When vi0integ
is fulfilled to be one, the velocity is
forced to be null by the conditional
description in the idt function, and
accordingly, displacement x1 remains
at the stopper position.
In a similar manner, the displacement
is obtained by integrating the velocity;
the value of v1 is read as voltage, as
described in block.
Block 4: To avoid accumulative error in calculating the displacement
Block 5: Finally, in block
Block 6: the resultant displacement x1 is exported to the output ports

HDL equivalent circuit description for viscoelastic
suspension
Transient analysis result of
electrostatic parallel-plate actuator;
dis- placement as a function of
applied voltage.
Dashed Line: Triangular drive Voltage
Solid line: displacement of movable
plate

AC harmonic analysis result of
electrostatic parallel-plate
actuator; input reactance spectrum
Automatically synthesized mask layout for the electrostatic
silicon resonator. Dimensional parameters are used in the
corresponding PCell script code.

Part of PCell script codes to automatically
generate layout patterns for the viscoelastic
suspension module

COMSOL simulation results of modal analysis
Comparison of MEMS Equivalent circuit modeling

MEMS Simulation Platform
Simulation and experimental results
of the actual electrostatic parallelplate actuator.
(a) Capacitance-versus-drive-voltage
curve.

(b) Capacitance-versus-frequency
characteristics
Conclusion
We have studied a
novel multiphysics simulation and design
technique for CMOS-MEMS based on an electrical circuit simulator
with a Verilog-A-compatible HDL in the Cadence Virtuoso
environment.
The EOM for mechanical behavior can be implemented as an
equivalent circuit in an analog-computation style such that
electromechanical motion can be cosolved with electrical circuitry
on a single platform without transferring FEM-generated data set
between different simulation tools.
An electrostatic MEMS resonator can be modeled within the
developed simulation platform to show the multiphysics handling
capability for the microelectromechanical behavior and the
electrical transistor circuit.
*
Any Query

More Related Content

What's hot

Low power & area efficient carry select adder
Low power & area efficient carry select adderLow power & area efficient carry select adder
Low power & area efficient carry select adderSai Vara Prasad P
 
Survey on Prefix adders
Survey on Prefix addersSurvey on Prefix adders
Survey on Prefix adders
Lakshmi Yasaswi Kamireddy
 
A comparative study of full adder using static cmos logic style
A comparative study of full adder using static cmos logic styleA comparative study of full adder using static cmos logic style
A comparative study of full adder using static cmos logic style
eSAT Publishing House
 
PA Design Using Harmonic Balance Simulation With Only S-paramet
PA Design Using Harmonic Balance Simulation With Only S-parametPA Design Using Harmonic Balance Simulation With Only S-paramet
PA Design Using Harmonic Balance Simulation With Only S-parametIvan Boshnakov
 
Terminal assignment algorithm
Terminal assignment algorithmTerminal assignment algorithm
Terminal assignment algorithm
Kamalakshi Deshmukh-Samag
 
Exp 3 (1)3. To Formulate YBUS Matrix By Singular Transformation.
Exp 3 (1)3.	To Formulate YBUS Matrix By Singular Transformation.Exp 3 (1)3.	To Formulate YBUS Matrix By Singular Transformation.
Exp 3 (1)3. To Formulate YBUS Matrix By Singular Transformation.
Shweta Yadav
 
L5 Adders
L5 AddersL5 Adders
L5 Adders
ankitgoel
 
A high speed low power cam with a parity bit and
A high speed low power cam with a parity bit andA high speed low power cam with a parity bit and
A high speed low power cam with a parity bit andvaalgin
 
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_editedDESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_editedShital Badaik
 
High Speed Carryselect Adder
High Speed Carryselect AdderHigh Speed Carryselect Adder
High Speed Carryselect Adder
ijsrd.com
 
DC Motor Modling,Controlling and Simulation
DC Motor Modling,Controlling and SimulationDC Motor Modling,Controlling and Simulation
DC Motor Modling,Controlling and SimulationSyed Atif Naseem
 
Control of a Three-Phase Hybrid Converter for a PV Charging Station
Control of a Three-Phase Hybrid Converter for a PV Charging StationControl of a Three-Phase Hybrid Converter for a PV Charging Station
Control of a Three-Phase Hybrid Converter for a PV Charging Station
Asoka Technologies
 
Optimal placement of tcsc for voltage profile improvement
Optimal placement of tcsc for voltage profile improvementOptimal placement of tcsc for voltage profile improvement
Optimal placement of tcsc for voltage profile improvement
AnilSavadatti
 
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOGIMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
International Journal of Technical Research & Application
 
Design Of 64-Bit Parallel Prefix VLSI Adder For High Speed Arithmetic Circuits
Design Of 64-Bit Parallel Prefix VLSI Adder For High Speed Arithmetic CircuitsDesign Of 64-Bit Parallel Prefix VLSI Adder For High Speed Arithmetic Circuits
Design Of 64-Bit Parallel Prefix VLSI Adder For High Speed Arithmetic Circuits
IJRES Journal
 
Implementation of Low Power and Area Efficient Carry Select Adder
Implementation of Low Power and Area Efficient Carry Select AdderImplementation of Low Power and Area Efficient Carry Select Adder
Implementation of Low Power and Area Efficient Carry Select Adder
inventionjournals
 
Design and Verification of Area Efficient Carry Select Adder
Design and Verification of Area Efficient Carry Select AdderDesign and Verification of Area Efficient Carry Select Adder
Design and Verification of Area Efficient Carry Select Adder
ijsrd.com
 

What's hot (20)

Low power & area efficient carry select adder
Low power & area efficient carry select adderLow power & area efficient carry select adder
Low power & area efficient carry select adder
 
Survey on Prefix adders
Survey on Prefix addersSurvey on Prefix adders
Survey on Prefix adders
 
A comparative study of full adder using static cmos logic style
A comparative study of full adder using static cmos logic styleA comparative study of full adder using static cmos logic style
A comparative study of full adder using static cmos logic style
 
PA Design Using Harmonic Balance Simulation With Only S-paramet
PA Design Using Harmonic Balance Simulation With Only S-parametPA Design Using Harmonic Balance Simulation With Only S-paramet
PA Design Using Harmonic Balance Simulation With Only S-paramet
 
Terminal assignment algorithm
Terminal assignment algorithmTerminal assignment algorithm
Terminal assignment algorithm
 
Exp 3 (1)3. To Formulate YBUS Matrix By Singular Transformation.
Exp 3 (1)3.	To Formulate YBUS Matrix By Singular Transformation.Exp 3 (1)3.	To Formulate YBUS Matrix By Singular Transformation.
Exp 3 (1)3. To Formulate YBUS Matrix By Singular Transformation.
 
L5 Adders
L5 AddersL5 Adders
L5 Adders
 
Ramya Project
Ramya ProjectRamya Project
Ramya Project
 
A high speed low power cam with a parity bit and
A high speed low power cam with a parity bit andA high speed low power cam with a parity bit and
A high speed low power cam with a parity bit and
 
RLC circuit
 RLC  circuit RLC  circuit
RLC circuit
 
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_editedDESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
 
High Speed Carryselect Adder
High Speed Carryselect AdderHigh Speed Carryselect Adder
High Speed Carryselect Adder
 
DC Motor Modling,Controlling and Simulation
DC Motor Modling,Controlling and SimulationDC Motor Modling,Controlling and Simulation
DC Motor Modling,Controlling and Simulation
 
Control of a Three-Phase Hybrid Converter for a PV Charging Station
Control of a Three-Phase Hybrid Converter for a PV Charging StationControl of a Three-Phase Hybrid Converter for a PV Charging Station
Control of a Three-Phase Hybrid Converter for a PV Charging Station
 
Optimal placement of tcsc for voltage profile improvement
Optimal placement of tcsc for voltage profile improvementOptimal placement of tcsc for voltage profile improvement
Optimal placement of tcsc for voltage profile improvement
 
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOGIMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
 
Design Of 64-Bit Parallel Prefix VLSI Adder For High Speed Arithmetic Circuits
Design Of 64-Bit Parallel Prefix VLSI Adder For High Speed Arithmetic CircuitsDesign Of 64-Bit Parallel Prefix VLSI Adder For High Speed Arithmetic Circuits
Design Of 64-Bit Parallel Prefix VLSI Adder For High Speed Arithmetic Circuits
 
Implementation of Low Power and Area Efficient Carry Select Adder
Implementation of Low Power and Area Efficient Carry Select AdderImplementation of Low Power and Area Efficient Carry Select Adder
Implementation of Low Power and Area Efficient Carry Select Adder
 
Design and Verification of Area Efficient Carry Select Adder
Design and Verification of Area Efficient Carry Select AdderDesign and Verification of Area Efficient Carry Select Adder
Design and Verification of Area Efficient Carry Select Adder
 
carry select adder
carry select addercarry select adder
carry select adder
 

Similar to Mems paper

Modeling MEMS With Matlab’s Simulink
Modeling MEMS With Matlab’s SimulinkModeling MEMS With Matlab’s Simulink
Modeling MEMS With Matlab’s Simulink
CSCJournals
 
Electromechanical_Systems_with_Simscape3e.pptx
Electromechanical_Systems_with_Simscape3e.pptxElectromechanical_Systems_with_Simscape3e.pptx
Electromechanical_Systems_with_Simscape3e.pptx
duongnn
 
ELECTRIC AND SOLAR VEHICLE-DESIGN AND DEVELOPMENT.pptx
ELECTRIC AND SOLAR VEHICLE-DESIGN AND DEVELOPMENT.pptxELECTRIC AND SOLAR VEHICLE-DESIGN AND DEVELOPMENT.pptx
ELECTRIC AND SOLAR VEHICLE-DESIGN AND DEVELOPMENT.pptx
srinivasarao8004
 
High Performance of Matrix Converter Fed Induction Motor for IPF Compensation...
High Performance of Matrix Converter Fed Induction Motor for IPF Compensation...High Performance of Matrix Converter Fed Induction Motor for IPF Compensation...
High Performance of Matrix Converter Fed Induction Motor for IPF Compensation...
IOSR Journals
 
Defense Presentation(Final).pptx
Defense Presentation(Final).pptxDefense Presentation(Final).pptx
Defense Presentation(Final).pptx
Athar Baig
 
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
Nam Thanh
 
The Linear Model of a PV moduel
The Linear Model of a PV moduelThe Linear Model of a PV moduel
[IJET-V2I3P17] Authors: R.C.Rohini, G.Srividhya
[IJET-V2I3P17] Authors: R.C.Rohini, G.Srividhya[IJET-V2I3P17] Authors: R.C.Rohini, G.Srividhya
[IJET-V2I3P17] Authors: R.C.Rohini, G.Srividhya
IJET - International Journal of Engineering and Techniques
 
A complete model characterization of brushless dc motors
A complete model characterization of brushless dc motorsA complete model characterization of brushless dc motors
A complete model characterization of brushless dc motors
Karol Kyslan
 
Battery_Final_Presentation_SOC_Est.pptx
Battery_Final_Presentation_SOC_Est.pptxBattery_Final_Presentation_SOC_Est.pptx
Battery_Final_Presentation_SOC_Est.pptx
NarasimhaVarma10
 
Converter driver dc motor
Converter driver dc motorConverter driver dc motor
Converter driver dc motor
alexis marck Huiza Canchanya
 
A NEW APPROACH TO DTC METHOD FOR BLDC MOTOR ADJUSTABLE SPEED DRIVES
A NEW APPROACH TO DTC METHOD FOR BLDC MOTOR ADJUSTABLE SPEED DRIVESA NEW APPROACH TO DTC METHOD FOR BLDC MOTOR ADJUSTABLE SPEED DRIVES
A NEW APPROACH TO DTC METHOD FOR BLDC MOTOR ADJUSTABLE SPEED DRIVES
cscpconf
 
A Novel Multi Port Dc/Dc Converter Topology Using Zero Voltage Switching For...
A Novel Multi Port Dc/Dc Converter Topology Using Zero  Voltage Switching For...A Novel Multi Port Dc/Dc Converter Topology Using Zero  Voltage Switching For...
A Novel Multi Port Dc/Dc Converter Topology Using Zero Voltage Switching For...
IJMER
 
Easy chair preprint-2954
Easy chair preprint-2954Easy chair preprint-2954
Easy chair preprint-2954
Hoopeer Hoopeer
 
circuit_modes_v5
circuit_modes_v5circuit_modes_v5
circuit_modes_v5Olivier Buu
 
Improved 25-level inverter topology with reduced part count for PV grid-tie a...
Improved 25-level inverter topology with reduced part count for PV grid-tie a...Improved 25-level inverter topology with reduced part count for PV grid-tie a...
Improved 25-level inverter topology with reduced part count for PV grid-tie a...
International Journal of Power Electronics and Drive Systems
 
Development of a novel ultracapacitor electric
Development of a novel ultracapacitor electricDevelopment of a novel ultracapacitor electric
Development of a novel ultracapacitor electricTania Martinez
 
Modeling and test validation of a 15 kV - 24 MVA superconducting fault curren...
Modeling and test validation of a 15 kV - 24 MVA superconducting fault curren...Modeling and test validation of a 15 kV - 24 MVA superconducting fault curren...
Modeling and test validation of a 15 kV - 24 MVA superconducting fault curren...
Franco Moriconi
 

Similar to Mems paper (20)

Modeling MEMS With Matlab’s Simulink
Modeling MEMS With Matlab’s SimulinkModeling MEMS With Matlab’s Simulink
Modeling MEMS With Matlab’s Simulink
 
Electromechanical_Systems_with_Simscape3e.pptx
Electromechanical_Systems_with_Simscape3e.pptxElectromechanical_Systems_with_Simscape3e.pptx
Electromechanical_Systems_with_Simscape3e.pptx
 
ELECTRIC AND SOLAR VEHICLE-DESIGN AND DEVELOPMENT.pptx
ELECTRIC AND SOLAR VEHICLE-DESIGN AND DEVELOPMENT.pptxELECTRIC AND SOLAR VEHICLE-DESIGN AND DEVELOPMENT.pptx
ELECTRIC AND SOLAR VEHICLE-DESIGN AND DEVELOPMENT.pptx
 
High Performance of Matrix Converter Fed Induction Motor for IPF Compensation...
High Performance of Matrix Converter Fed Induction Motor for IPF Compensation...High Performance of Matrix Converter Fed Induction Motor for IPF Compensation...
High Performance of Matrix Converter Fed Induction Motor for IPF Compensation...
 
my journal paper
my journal papermy journal paper
my journal paper
 
Defense Presentation(Final).pptx
Defense Presentation(Final).pptxDefense Presentation(Final).pptx
Defense Presentation(Final).pptx
 
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
 
The Linear Model of a PV moduel
The Linear Model of a PV moduelThe Linear Model of a PV moduel
The Linear Model of a PV moduel
 
[IJET-V2I3P17] Authors: R.C.Rohini, G.Srividhya
[IJET-V2I3P17] Authors: R.C.Rohini, G.Srividhya[IJET-V2I3P17] Authors: R.C.Rohini, G.Srividhya
[IJET-V2I3P17] Authors: R.C.Rohini, G.Srividhya
 
Proceedings
ProceedingsProceedings
Proceedings
 
A complete model characterization of brushless dc motors
A complete model characterization of brushless dc motorsA complete model characterization of brushless dc motors
A complete model characterization of brushless dc motors
 
Battery_Final_Presentation_SOC_Est.pptx
Battery_Final_Presentation_SOC_Est.pptxBattery_Final_Presentation_SOC_Est.pptx
Battery_Final_Presentation_SOC_Est.pptx
 
Converter driver dc motor
Converter driver dc motorConverter driver dc motor
Converter driver dc motor
 
A NEW APPROACH TO DTC METHOD FOR BLDC MOTOR ADJUSTABLE SPEED DRIVES
A NEW APPROACH TO DTC METHOD FOR BLDC MOTOR ADJUSTABLE SPEED DRIVESA NEW APPROACH TO DTC METHOD FOR BLDC MOTOR ADJUSTABLE SPEED DRIVES
A NEW APPROACH TO DTC METHOD FOR BLDC MOTOR ADJUSTABLE SPEED DRIVES
 
A Novel Multi Port Dc/Dc Converter Topology Using Zero Voltage Switching For...
A Novel Multi Port Dc/Dc Converter Topology Using Zero  Voltage Switching For...A Novel Multi Port Dc/Dc Converter Topology Using Zero  Voltage Switching For...
A Novel Multi Port Dc/Dc Converter Topology Using Zero Voltage Switching For...
 
Easy chair preprint-2954
Easy chair preprint-2954Easy chair preprint-2954
Easy chair preprint-2954
 
circuit_modes_v5
circuit_modes_v5circuit_modes_v5
circuit_modes_v5
 
Improved 25-level inverter topology with reduced part count for PV grid-tie a...
Improved 25-level inverter topology with reduced part count for PV grid-tie a...Improved 25-level inverter topology with reduced part count for PV grid-tie a...
Improved 25-level inverter topology with reduced part count for PV grid-tie a...
 
Development of a novel ultracapacitor electric
Development of a novel ultracapacitor electricDevelopment of a novel ultracapacitor electric
Development of a novel ultracapacitor electric
 
Modeling and test validation of a 15 kV - 24 MVA superconducting fault curren...
Modeling and test validation of a 15 kV - 24 MVA superconducting fault curren...Modeling and test validation of a 15 kV - 24 MVA superconducting fault curren...
Modeling and test validation of a 15 kV - 24 MVA superconducting fault curren...
 

More from Mayank Garg

Windows CE
Windows CEWindows CE
Windows CE
Mayank Garg
 
Real time system in Multicore/Multiprocessor system
Real time system in Multicore/Multiprocessor systemReal time system in Multicore/Multiprocessor system
Real time system in Multicore/Multiprocessor system
Mayank Garg
 
Max flow min cut
Max flow min cutMax flow min cut
Max flow min cut
Mayank Garg
 
3 g successor
3 g successor3 g successor
3 g successor
Mayank Garg
 
Habits for computer
Habits for computerHabits for computer
Habits for computer
Mayank Garg
 
Wireless charging of mobilephones using microwaves
Wireless charging of mobilephones using microwavesWireless charging of mobilephones using microwaves
Wireless charging of mobilephones using microwaves
Mayank Garg
 
Radar
RadarRadar
Presentation on green IT
Presentation on green ITPresentation on green IT
Presentation on green IT
Mayank Garg
 
DTH System
DTH SystemDTH System
DTH System
Mayank Garg
 
Image attendance system
Image attendance systemImage attendance system
Image attendance system
Mayank Garg
 
Electronic nose
Electronic noseElectronic nose
Electronic nose
Mayank Garg
 
Cell phone operated land rover
Cell phone operated land roverCell phone operated land rover
Cell phone operated land rover
Mayank Garg
 
Oracle Database
Oracle DatabaseOracle Database
Oracle Database
Mayank Garg
 
Broadband networking through human body
Broadband networking through human bodyBroadband networking through human body
Broadband networking through human body
Mayank Garg
 
Stegnography
StegnographyStegnography
Stegnography
Mayank Garg
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing Modes
Mayank Garg
 
8051 memory
8051 memory8051 memory
8051 memory
Mayank Garg
 
Cybercrime
CybercrimeCybercrime
Cybercrime
Mayank Garg
 
Brain gate
Brain gateBrain gate
Brain gate
Mayank Garg
 
Database
DatabaseDatabase
Database
Mayank Garg
 

More from Mayank Garg (20)

Windows CE
Windows CEWindows CE
Windows CE
 
Real time system in Multicore/Multiprocessor system
Real time system in Multicore/Multiprocessor systemReal time system in Multicore/Multiprocessor system
Real time system in Multicore/Multiprocessor system
 
Max flow min cut
Max flow min cutMax flow min cut
Max flow min cut
 
3 g successor
3 g successor3 g successor
3 g successor
 
Habits for computer
Habits for computerHabits for computer
Habits for computer
 
Wireless charging of mobilephones using microwaves
Wireless charging of mobilephones using microwavesWireless charging of mobilephones using microwaves
Wireless charging of mobilephones using microwaves
 
Radar
RadarRadar
Radar
 
Presentation on green IT
Presentation on green ITPresentation on green IT
Presentation on green IT
 
DTH System
DTH SystemDTH System
DTH System
 
Image attendance system
Image attendance systemImage attendance system
Image attendance system
 
Electronic nose
Electronic noseElectronic nose
Electronic nose
 
Cell phone operated land rover
Cell phone operated land roverCell phone operated land rover
Cell phone operated land rover
 
Oracle Database
Oracle DatabaseOracle Database
Oracle Database
 
Broadband networking through human body
Broadband networking through human bodyBroadband networking through human body
Broadband networking through human body
 
Stegnography
StegnographyStegnography
Stegnography
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing Modes
 
8051 memory
8051 memory8051 memory
8051 memory
 
Cybercrime
CybercrimeCybercrime
Cybercrime
 
Brain gate
Brain gateBrain gate
Brain gate
 
Database
DatabaseDatabase
Database
 

Recently uploaded

GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
Sri Ambati
 
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
Product School
 
Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*
Frank van Harmelen
 
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
James Anderson
 
Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........
Alison B. Lowndes
 
Essentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with ParametersEssentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with Parameters
Safe Software
 
When stars align: studies in data quality, knowledge graphs, and machine lear...
When stars align: studies in data quality, knowledge graphs, and machine lear...When stars align: studies in data quality, knowledge graphs, and machine lear...
When stars align: studies in data quality, knowledge graphs, and machine lear...
Elena Simperl
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
KatiaHIMEUR1
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
Guy Korland
 
Leading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdfLeading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdf
OnBoard
 
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Ramesh Iyer
 
From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...
From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...
From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...
Product School
 
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdfSmart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
91mobiles
 
Key Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdfKey Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdf
Cheryl Hung
 
Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...
Product School
 
Accelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingAccelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish Caching
Thijs Feryn
 
The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
Jemma Hussein Allen
 
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
Jeffrey Haguewood
 
Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...
Product School
 

Recently uploaded (20)

GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
 
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
 
Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*
 
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
 
Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........
 
Essentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with ParametersEssentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with Parameters
 
When stars align: studies in data quality, knowledge graphs, and machine lear...
When stars align: studies in data quality, knowledge graphs, and machine lear...When stars align: studies in data quality, knowledge graphs, and machine lear...
When stars align: studies in data quality, knowledge graphs, and machine lear...
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
 
Leading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdfLeading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdf
 
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
 
From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...
From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...
From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...
 
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdfSmart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
 
Key Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdfKey Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdf
 
Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...
 
Accelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingAccelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish Caching
 
The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
 
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
 
Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...
 

Mems paper

  • 1. A Single-Platform Simulation and Design Technique for CMOS-MEMS Based on a Circuit Simulator with Hardware Description Language BITS Pilani Hyderabad Campus Mayank Garg 2013H140040H ME Embedded System
  • 2. Motivation  MEMS and CMOS technology has transformed the world in last 3 decades.  Most Of the MEMS today fabricated in the same way as the silicon integrated system.  Silicon in good for Both MEMS and CMOS.  It is motivated us to integrate both the technology.  Use of MEMS as important components and subsystems in RF circuits has led a new dimensions in CMOS-MEMS integration.  A number of CMOS-MEMS devices have been fabricated and delivered.  Challenge in this is, CAD tool for co-design with MEMS and CMOS integrated system need to be developed.
  • 3. * Design Flow Flowchart based on circuit simulator Electrostatic parallel-plate actuator. Sub-Circuits for simulator Verilog-A expressions Result analysis Comparison Simulation and experiment result Conclusion
  • 5. MEMS design flowchart based on mechanoelectric cosolver
  • 6. MEMS design flowchart based on mechanoelectric cosolver MEMS design flowchart based on circuit simulator with HDL behavioral model
  • 7. Analytical model for electrostatic parallel-plate actuator.
  • 8.
  • 9.
  • 10. MODULE I: Sub-circuit model for the parallel-plate electrostatic actuator, and it has been designed to calculate the electrostatic force F1 as electrical current output as a function of drive voltage(s). Module II: For the viscoelastic suspension to calculate the restoring force F2 as current output. Module III: which has been inserted between the viscoelastic suspension and the electrostatic actuator, is the EOM cosolver to calculate the velocity and the displacement x as a function of the electrostatic and restoring forces. Module IV: the mechanical anchor Those sub-circuit symbols I–IV have been designed to visually represent the elements.
  • 11. Verilog-A expressions: We are using Verilog-A, which is an HDL that can handle various mathematical operations, including derivation and integration as well as logical expressions such as an if–then–else clause. It also has versatility of defining the input and output ports in either the electrical current and voltage modes. Verilog-A description can be placed in a more straightforward manner by using mathematical expressions
  • 12. Electrostatic Actuator module: HDL equivalent circuit description for electrostatic parallel-plate actuator
  • 13. Block1: defines the initial conditions for the displacement Block 2:the acceleration a is calculated from the net electrostatic attractive force and the restoring force, divided by the lumped mass m. Block 3: where a logical flag vi0integ is set to be one when the displacement x1 comes into contact with the mechanical stoppers at limit or limit on the positive and negative directions, respectively. When vi0integ is fulfilled to be one, the velocity is forced to be null by the conditional description in the idt function, and accordingly, displacement x1 remains at the stopper position. In a similar manner, the displacement is obtained by integrating the velocity; the value of v1 is read as voltage, as described in block.
  • 14. Block 4: To avoid accumulative error in calculating the displacement Block 5: Finally, in block Block 6: the resultant displacement x1 is exported to the output ports HDL equivalent circuit description for viscoelastic suspension
  • 15. Transient analysis result of electrostatic parallel-plate actuator; dis- placement as a function of applied voltage. Dashed Line: Triangular drive Voltage Solid line: displacement of movable plate AC harmonic analysis result of electrostatic parallel-plate actuator; input reactance spectrum
  • 16. Automatically synthesized mask layout for the electrostatic silicon resonator. Dimensional parameters are used in the corresponding PCell script code. Part of PCell script codes to automatically generate layout patterns for the viscoelastic suspension module COMSOL simulation results of modal analysis
  • 17. Comparison of MEMS Equivalent circuit modeling MEMS Simulation Platform
  • 18. Simulation and experimental results of the actual electrostatic parallelplate actuator. (a) Capacitance-versus-drive-voltage curve. (b) Capacitance-versus-frequency characteristics
  • 19. Conclusion We have studied a novel multiphysics simulation and design technique for CMOS-MEMS based on an electrical circuit simulator with a Verilog-A-compatible HDL in the Cadence Virtuoso environment. The EOM for mechanical behavior can be implemented as an equivalent circuit in an analog-computation style such that electromechanical motion can be cosolved with electrical circuitry on a single platform without transferring FEM-generated data set between different simulation tools. An electrostatic MEMS resonator can be modeled within the developed simulation platform to show the multiphysics handling capability for the microelectromechanical behavior and the electrical transistor circuit.