This document presents a design for implementing Sobel edge detection on a Zynq-based FPGA architecture using Vivado HLS and IP Integrator. It describes creating an IP for Sobel edge detection in HLS from C/C++ code and utilizing this IP in a video processing pipeline in Vivado IP Integrator. The pipeline takes in a 720p video stream from HDMI, performs Sobel edge detection, and outputs the detected video to a VGA monitor. Implementation on the Zybo board utilizes minimal resources, showing the suitability of the Zynq SoC for complex, low power video processing applications.