SlideShare a Scribd company logo
DIGITAL STOP WATCH
                               - K. Sai Malleswar




Referances;

1. www.diy-electronic-projects.com
CONTENTS
1. Aim
2. Components
3. Circuit description (proposed)
  i. Pulse generator
  ii. Counter
 iii. Display unit
  iv. Modifications*
  v. Schematic of proposed circuit
  vi. Schematic of modified circuit
 4. Details of ICs [ from Datasheets]
 5. Applications of the circuit
 6. Project details
      i. Experiences of the project work
1. AIM
  Aim: To make a digital stop watch circuit that can count from 0 to 99 seconds,
 which can also be used for different applications like photo counter, person
 counter, count down timer, alarm clock etc. with small modifications.



                     2. COMPONENTS USED
 1. ICs:

   i.    CD4060BM – 14 stage ripple carry binary counter - 1
  ii.    CD4040BM – 12 stage ripple carry binary counter - 1
 iii.    NE555 – Timer - 1
 iv.     MC14518B - BCD counter -1
  v.     MC14511B - BCD to seven segment display drivers - 2

 2. Other components:

   i.    1 kilo ohm resistors – 16, 10 kilo ohm resistors - 2, 1 mega ohm resistor - 1,
         330 ohm resistor -1,220 ohm resistor -1
   ii.   100 kilo ohm potentiometer-1
 iii.    On/off switches- 2
  iv.    4.2 megahertz crystal-1
   v.    1N4007 diodes– 2
  vi.    22pf capacitors – 2, 10uf capacitor-1, 0.01uf capacitor-1
 vii.    Common anode 7 segment displays - 2
viii.    +5V DC power supply
  ix.    Bread board - 1
3. CIRCUIT DESCRIPTION


  The circuit can be mainly divided into three parts. One is generator which produces
  the pulse of the desired frequency. The other parts are the counter that does the
  actual counting of the seconds and the display unit.

 i.   PULSE GENERATOR:

   The generator of the circuit comprises of the integrated circuits CD4040CM and
  CD4060CM. We use a crystal which oscillates at a frequency of 4,194,304 Hz. It is
  obvious that this frequency is completely useless, as it is too big to be used as it is
  to our circuit. What we should is divide this frequency, in a way that in its final
  form, the pulse will have a frequency of 1Hz, which is the desirable frequency.
  Initially we use the integrated CD4060, which divides the imported frequency in its
  input, by forces of 2. As we can see on the integrated circuit the outputs are
  marked as Q4, Q5,…,Qn. By importing a pulse in the CLK input of the 4060, with
  a frequency f Hz, we take out of output Qn, a signal which has a frequency equal to
  f/2n. So, by exporting the signal out of Q14, knowing that the imported signal has
  a frequency of 4,194,304 Hz, we take a signal, which has a frequency of 256Hz.

    By importing this signal, to 4040 and by exporting the signal through Q8 we
  have finally taken an inverted signal, at the frequency of 1Hz. The fact that the
  signal is inverted, doesn‘t affect the proper function of our circuit. This inversion
  just causes the circuit to be triggered with a logical 0.

  By putting a LED on the same output, we have a visual of the counting, as in each
  positive pulse the diode polarizes positively, and a current passes through it.

ii.   COUNTER:

  The signal of 1Hz, which we have taken from the generator, is imported to a BCD
  counter MC14518. This integrated circuit adds a logical 1 at each pulse, on its
  output. The MC14518 is virtually divided into two segments. One counts the units
  of the seconds, while the other the decades. The generators pulse is imported to the
  part which counts the units. This is very logical, as we want in each second the
  number of the display to be raised by 1.
On the other hand, we want the first display to raise by 1, every 10 seconds. This is
   why, we ground the CLK input, and we use the signal of Q3 to the CKE input.

    By using this means, we make sure that the first display will be triggered, only
   when we have a decreasing signal on Q3; that is, only when the signal drops from
   logical 1 to logical 0.The first display increments every 10 seconds, which means
   that after 9 on the second display (1001 on the output of the BCD counter) the first
   display must be set to zero, while the first must be set to +1. That is that from 1001
   to 0000, and we have a descending pulse, as the last digit descends from logical 1
   to logical 0 and triggers the BCD counter of the decades. When the decades display
   becomes 9 then the circuit goes to the next state, which is zero, and the counting
   begins once more.

iii.   DISPLAY UNIT:

    The integrated circuits MC14511 are BCD to 7 segment drivers. As its name
   clearly state, their sole purpose is to translate the BCD information of MC14518, to
   a code understandable by the 7 segment displays. The inputs LE, BL‘ and LT‘ are
   used to test the LEDs of the display and pulse-modulate the brightness of the
   display. In this case we these inputs to logical 0, as we don‘t need them. The LE
   input (Latch Enable) is used to keep the number of the displays while the pulse still
   runs. It is a HOLD function similar to the one of the modern stopwatches. In
   addition, at any given moment we can restart the counting, by pressing the reset
   switch. By this means we set the RST input of the MC14518 to logical 1, which
   resets the counting to 0000.

iv.    MODIFICATIONS:

 The circuit which we described above for the 1Hz pulse generation using crystal of
  resonant frequency 4.2 MHz is accurate than any other pulse generators. But the
  crystal was not obtained. So we designed different 1 Hz pulse generating circuits.
  Finally the circuit using NE555 could satisfy the requirements of the project. The
  circuit has been tuned exactly tuned to 1Hz by changing the potentiometer‘s
  resistance. The comparison has been made by blinking an led with 1Hz clock pulse
  on digital trainer kit and blinking another led with the pulse produced from the
  circuit designed using NE555. The 1Hz pulse generated has been given as clock
  input to the second BCD counter of MC14511.
v.   PROPOSED CIRCUIT SCHEMATIC:
vi.   MODIFIED CIRCUIT SCHEMATIC:
4.   Details of ICs used
1. MC14518B:
 The MC14518B dual BCD counter and the MC14520B dual binary counter are
 constructed with MOS P–channel and N–channel enhancement mode devices in a
 single monolithic structure. Each consists of two identical, independent, internally
 synchronous 4–stage counters. The counter stages are type D flip–flops, with
 interchangeable Clock and Enable lines for incrementing on either the positive–
 going or negative–going transition as required when cascading multiple stages.
 Each counter can be cleared by applying a high level on the Reset line. In addition,
 the MC14518B will count out of all undefined states within two clock periods.
 These complimentary MOS up counters find primary use in multi–stage
 synchronous or ripple counting applications requiring low power dissipation and/or
 high noise immunity.

       • Diode Protection on All Inputs
       • Supply Voltage Range = 3.0Vdc to 18Vdc
       • Internally Synchronous for High Internal and External Speeds
       • Logic Edge–Clocked Design — Incremented on Positive Transition
       Of Clock or Negative Transition on Enable
       • Capable of Driving Two Low–power TTL Loads or One Low–power
       Schottky TTL Load over the Rated Temperature Range

Pin diagram:
2. MC14511B:
         The MC14511B BCD–to–seven segment latch/decoder/driver is constructed
  with complementary MOS (CMOS) enhancement mode devices and NPN bipolar
  output drivers in a single monolithic structure. The circuit provides the functions
  of a 4–bit storage latch, an 8421 BCD–to–seven segment decoder, and an output
  drive capability. Lamp test (LT), blanking (BI), and latch enable (LE) inputs are
  used to test the display, to turn–off or pulse modulate the brightness of the display,
  and to store a BCD code, respectively.
         It can be used with seven–segment light–emitting diodes (LED),
        incandescent, fluorescent, gas discharge, or liquid crystal readouts either
        directly or indirectly.
         Applications include instrument (e.g., counter, DVM, etc.) display driver,
        computer/calculator display driver, cockpit display driver, and various clock,
        watch, and timer uses.
        • Low Logic Circuit Power Dissipation
        • High–Current Sourcing Outputs (Up to 25 mA)
        • Latch Storage of Code
        • Blanking Input
        • Lamp Test Provision
        • Lamp Intensity Modulation Capability
        • Time Share (Multiplexing) Facility
        • Supply Voltage Range = 3.0 V to 18 V

       Pin diagram:
3. CD4040BM and CD4060BM:

 These are 12 staged and 14 staged ripple carry binary counters respectively. The
Counters are advanced one count on the negative transition of each clock pulse.
The counters are set to zero state by a logical ‗1‘ at the reset input independent of
clock.

     Pin diagrams:
     CD4040BM:




     CD4060BM:
4. NE555:

The NE555 IC has three operating modes:

  1. Mono stable mode: in this mode, the 555 functions as a "one-shot".
     Applications include timers, missing pulse detection, bounce free switches,
     touch switches, frequency divider, capacitance measurement, pulse-width
     modulation (PWM) etc.
  2. Astable - free running mode: the 555 can operate as an oscillator. Uses
     include LED and lamp flashers, pulse generation, logic clocks, tone
     generation, security alarms, pulse position modulation, etc.
  3. Bi-stable mode or Schmitt trigger: the 555 can operate as a flip-flop, if the
     DIS pin is not connected and no capacitor is used. Uses include bounce free
     latched switches, etc.

 Pin diagram:
5. Applications of the circuit

The main purpose of the circuit is to use it as a stop watch that can be used in
organizing athletics, quizzes etc. With small modifications, the circuit can be used
for many counting purposes.

The flip-flops in the counter MC14518 are edge triggered. So if we give a single
pulse, the count increments by 1. So if we replace 1Hz pulse generator circuit with
a photo sensor, the count increments by 1 only when a pulse is received. So the
circuit can be used as photo counter. It can be kept inside a table‘s desk. Whenever
the desk is opened, the count increments by 1.So a person can find how many
times the table has been opened in his absence and reset the counter.

The circuit can also be used as person counter with the help of two IR sensors.
One is to manage the count of the persons. Other is to find, whether the person is
entering the room or leaving. When a person enters or leaves the room, he will cut
the light ray produce by IR leds. So the count increments by 1, when a person
enters the room and decrements by 1, when a person leaves the room. It can be
reset, whenever it is required.

If we replace up counter with down counter, it can be used as countdown timer or
alarm clock by attaching a buzzer for sounding.

If the 1Hz pulse generator circuit is replaced with a Pressure sensor, the circuit can
be used for counting the number of persons walked through a way. This can made
useful for practical purposes by increasing the no. of counters and seven segment
displays, thus increasing the maximum possible count.
6. PROJECT DETAILS


i. Experiences of the project work:

    1. We searched for the crystal of 4.2 MHz in many electronic shops, since it
       is the most accurate pulse generator. We could not find it.
    2. So, we started designing different 1Hz pulse generator circuits. We could
       learn troubleshooting the circuits while implementing each on the bread
       board and testing for the accuracy of the output.
    3. We could understand the basic circuit used in manufacturing stopwatches,
       counters, digital clocks etc.
    4. We could learn using Seven Segment displays and using their driver ICs
       for displaying digital data.
    5. We made the schematic of the 1Hz Pulse generator using ―PSPICE‖
       software.
    6. We could learn Soldiering electronic circuits on the General Purpose PCB
       by making a proper floor plan of the circuit.


CONCLUSION:

The project of making ―DIGITAL STOP WATCH‖, which can count from 0 to 99
seconds and has Hold and Reset capabilities has been completed. The circuit has
been implemented on bread board and soldiered on General Purpose PCB.

More Related Content

What's hot

Lcd interfaing using 8051 and assambly language programming
Lcd interfaing using 8051 and assambly language programmingLcd interfaing using 8051 and assambly language programming
Lcd interfaing using 8051 and assambly language programming
Vikas Dongre
 
Fir filter design using windows
Fir filter design using windowsFir filter design using windows
Fir filter design using windows
Sarang Joshi
 
Digital Communication: Channel Coding
Digital Communication: Channel CodingDigital Communication: Channel Coding
Digital Communication: Channel Coding
Dr. Sanjay M. Gulhane
 
8086 micro processor
8086 micro processor8086 micro processor
8086 micro processor
Poojith Chowdhary
 
NAND and NOR implementation and Other two level implementation
NAND and NOR implementation and  Other two level implementationNAND and NOR implementation and  Other two level implementation
NAND and NOR implementation and Other two level implementation
Muhammad Akhtar
 
TMS320C5x
TMS320C5xTMS320C5x
555 Timer integrated circuit and its applications
555 Timer integrated circuit and its applications555 Timer integrated circuit and its applications
555 Timer integrated circuit and its applications
Mayank Raj Singh
 
SHIFT REGISTERS
SHIFT REGISTERSSHIFT REGISTERS
SHIFT REGISTERS
kumari36
 
Digital Clock Using Logic Gates
Digital Clock Using Logic GatesDigital Clock Using Logic Gates
Digital Clock Using Logic Gates
JalpaMaheshwari1
 
Introduction to Counters
Introduction to CountersIntroduction to Counters
Introduction to Counters
ISMT College
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
Gaditek
 
Module 4 registers and counters
Module 4 registers and counters Module 4 registers and counters
Module 4 registers and counters
Deepak John
 
Digital Logic Design basic gate and Logic Probe
Digital Logic Design basic gate and Logic ProbeDigital Logic Design basic gate and Logic Probe
Digital Logic Design basic gate and Logic Probe
AQCreations
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic array
Huba Akhtar
 
Schmitt trigger circuit
Schmitt trigger circuitSchmitt trigger circuit
Schmitt trigger circuit
taranjeet10
 
Dc unit iii final ppt
Dc unit iii final pptDc unit iii final ppt
Dc unit iii final ppt
Gangatharan Narayanan
 
IEEE-488
IEEE-488IEEE-488
Full custom digital ic design of priority encoder
Full custom digital ic design of priority encoderFull custom digital ic design of priority encoder
Full custom digital ic design of priority encoder
Vishesh Thakur
 
Overview of Shift register and applications
Overview of Shift register and applicationsOverview of Shift register and applications
Overview of Shift register and applications
Karthik Kumar
 
8254 timer - Microprocessor and interfacing
8254 timer - Microprocessor and interfacing8254 timer - Microprocessor and interfacing
8254 timer - Microprocessor and interfacingAmitabh Shukla
 

What's hot (20)

Lcd interfaing using 8051 and assambly language programming
Lcd interfaing using 8051 and assambly language programmingLcd interfaing using 8051 and assambly language programming
Lcd interfaing using 8051 and assambly language programming
 
Fir filter design using windows
Fir filter design using windowsFir filter design using windows
Fir filter design using windows
 
Digital Communication: Channel Coding
Digital Communication: Channel CodingDigital Communication: Channel Coding
Digital Communication: Channel Coding
 
8086 micro processor
8086 micro processor8086 micro processor
8086 micro processor
 
NAND and NOR implementation and Other two level implementation
NAND and NOR implementation and  Other two level implementationNAND and NOR implementation and  Other two level implementation
NAND and NOR implementation and Other two level implementation
 
TMS320C5x
TMS320C5xTMS320C5x
TMS320C5x
 
555 Timer integrated circuit and its applications
555 Timer integrated circuit and its applications555 Timer integrated circuit and its applications
555 Timer integrated circuit and its applications
 
SHIFT REGISTERS
SHIFT REGISTERSSHIFT REGISTERS
SHIFT REGISTERS
 
Digital Clock Using Logic Gates
Digital Clock Using Logic GatesDigital Clock Using Logic Gates
Digital Clock Using Logic Gates
 
Introduction to Counters
Introduction to CountersIntroduction to Counters
Introduction to Counters
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
 
Module 4 registers and counters
Module 4 registers and counters Module 4 registers and counters
Module 4 registers and counters
 
Digital Logic Design basic gate and Logic Probe
Digital Logic Design basic gate and Logic ProbeDigital Logic Design basic gate and Logic Probe
Digital Logic Design basic gate and Logic Probe
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic array
 
Schmitt trigger circuit
Schmitt trigger circuitSchmitt trigger circuit
Schmitt trigger circuit
 
Dc unit iii final ppt
Dc unit iii final pptDc unit iii final ppt
Dc unit iii final ppt
 
IEEE-488
IEEE-488IEEE-488
IEEE-488
 
Full custom digital ic design of priority encoder
Full custom digital ic design of priority encoderFull custom digital ic design of priority encoder
Full custom digital ic design of priority encoder
 
Overview of Shift register and applications
Overview of Shift register and applicationsOverview of Shift register and applications
Overview of Shift register and applications
 
8254 timer - Microprocessor and interfacing
8254 timer - Microprocessor and interfacing8254 timer - Microprocessor and interfacing
8254 timer - Microprocessor and interfacing
 

Similar to Digital stop watch

Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)Chintan Patel
 
Led chaser
Led chaserLed chaser
Led chaser
BEASTKUSHAL
 
project - Copy
project - Copyproject - Copy
project - Copypiedaholic
 
Construction of digital voltmeter by Bapi Kumar Das
Construction of digital voltmeter by Bapi Kumar DasConstruction of digital voltmeter by Bapi Kumar Das
Construction of digital voltmeter by Bapi Kumar Das
B.k. Das
 
Temperature Controller
Temperature ControllerTemperature Controller
Temperature Controller
Supriya Gorai
 
Remote
RemoteRemote
Remote
Colloquium
 
Share 'speed control_of_dc_motor_using_microcontroller.pptx'[1][1]
Share 'speed control_of_dc_motor_using_microcontroller.pptx'[1][1]Share 'speed control_of_dc_motor_using_microcontroller.pptx'[1][1]
Share 'speed control_of_dc_motor_using_microcontroller.pptx'[1][1]
akmalKhan55
 
digitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdfdigitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdf
satyamsinha37
 
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLERDIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
Chirag Lakhani
 
1 PageAlarm Clock Design Using PIC18F45E.docx
1  PageAlarm Clock Design Using PIC18F45E.docx1  PageAlarm Clock Design Using PIC18F45E.docx
1 PageAlarm Clock Design Using PIC18F45E.docx
mercysuttle
 
MEASUREMENT AND DISPLAY OF THE MAINS FREQUENCY USING PIC18F4520/50
MEASUREMENT AND DISPLAY OF THE MAINS FREQUENCY USING PIC18F4520/50MEASUREMENT AND DISPLAY OF THE MAINS FREQUENCY USING PIC18F4520/50
MEASUREMENT AND DISPLAY OF THE MAINS FREQUENCY USING PIC18F4520/50
Ruthvik Vaila
 
DIGITAL HEART BEAT COUNTER
DIGITAL HEART BEAT COUNTERDIGITAL HEART BEAT COUNTER
DIGITAL HEART BEAT COUNTERDeevanshu Swani
 
Introduction to PIC.pptx
Introduction to PIC.pptxIntroduction to PIC.pptx
Introduction to PIC.pptx
Anbuselvi Mathivanan
 
Industrial training report of embedded system and robotics
Industrial training report of embedded system and roboticsIndustrial training report of embedded system and robotics
Industrial training report of embedded system and robotics
Pallavi Bharti
 
UNIT 4 & 5 - I nterfacing_Lecture7.pptx
UNIT 4 & 5 - I         nterfacing_Lecture7.pptxUNIT 4 & 5 - I         nterfacing_Lecture7.pptx
UNIT 4 & 5 - I nterfacing_Lecture7.pptx
naveen088888
 
chapter 4
chapter 4chapter 4
chapter 4
GAGANAP12
 

Similar to Digital stop watch (20)

Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)
 
Led chaser
Led chaserLed chaser
Led chaser
 
project - Copy
project - Copyproject - Copy
project - Copy
 
Construction of digital voltmeter by Bapi Kumar Das
Construction of digital voltmeter by Bapi Kumar DasConstruction of digital voltmeter by Bapi Kumar Das
Construction of digital voltmeter by Bapi Kumar Das
 
Temperature Controller
Temperature ControllerTemperature Controller
Temperature Controller
 
Remote
RemoteRemote
Remote
 
Share 'speed control_of_dc_motor_using_microcontroller.pptx'[1][1]
Share 'speed control_of_dc_motor_using_microcontroller.pptx'[1][1]Share 'speed control_of_dc_motor_using_microcontroller.pptx'[1][1]
Share 'speed control_of_dc_motor_using_microcontroller.pptx'[1][1]
 
JamesEndl
JamesEndlJamesEndl
JamesEndl
 
digitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdfdigitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdf
 
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLERDIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
 
1 PageAlarm Clock Design Using PIC18F45E.docx
1  PageAlarm Clock Design Using PIC18F45E.docx1  PageAlarm Clock Design Using PIC18F45E.docx
1 PageAlarm Clock Design Using PIC18F45E.docx
 
Team7 report
Team7 reportTeam7 report
Team7 report
 
MEASUREMENT AND DISPLAY OF THE MAINS FREQUENCY USING PIC18F4520/50
MEASUREMENT AND DISPLAY OF THE MAINS FREQUENCY USING PIC18F4520/50MEASUREMENT AND DISPLAY OF THE MAINS FREQUENCY USING PIC18F4520/50
MEASUREMENT AND DISPLAY OF THE MAINS FREQUENCY USING PIC18F4520/50
 
DIGITAL HEART BEAT COUNTER
DIGITAL HEART BEAT COUNTERDIGITAL HEART BEAT COUNTER
DIGITAL HEART BEAT COUNTER
 
Introduction to PIC.pptx
Introduction to PIC.pptxIntroduction to PIC.pptx
Introduction to PIC.pptx
 
digi mul ppt
digi mul pptdigi mul ppt
digi mul ppt
 
Industrial training report of embedded system and robotics
Industrial training report of embedded system and roboticsIndustrial training report of embedded system and robotics
Industrial training report of embedded system and robotics
 
Final report
Final reportFinal report
Final report
 
UNIT 4 & 5 - I nterfacing_Lecture7.pptx
UNIT 4 & 5 - I         nterfacing_Lecture7.pptxUNIT 4 & 5 - I         nterfacing_Lecture7.pptx
UNIT 4 & 5 - I nterfacing_Lecture7.pptx
 
chapter 4
chapter 4chapter 4
chapter 4
 

More from Sai Malleswar

PANORAMA OF GLOBAL SPACE ECONOMY
PANORAMA OF GLOBAL SPACE ECONOMYPANORAMA OF GLOBAL SPACE ECONOMY
PANORAMA OF GLOBAL SPACE ECONOMYSai Malleswar
 
Digital Speedo Meter Powered by Dynamo
Digital Speedo Meter Powered by DynamoDigital Speedo Meter Powered by Dynamo
Digital Speedo Meter Powered by DynamoSai Malleswar
 
Vx works RTOS
Vx works RTOSVx works RTOS
Vx works RTOS
Sai Malleswar
 
SWOT analysis of TATA motors
SWOT analysis of TATA motorsSWOT analysis of TATA motors
SWOT analysis of TATA motors
Sai Malleswar
 
Review of "The anatomy of a large scale hyper textual web search engine"
Review of  "The anatomy of a large scale hyper textual web search engine" Review of  "The anatomy of a large scale hyper textual web search engine"
Review of "The anatomy of a large scale hyper textual web search engine"
Sai Malleswar
 
Sorting manipulator
Sorting manipulatorSorting manipulator
Sorting manipulator
Sai Malleswar
 
Temp based fan speed control
Temp based fan speed controlTemp based fan speed control
Temp based fan speed controlSai Malleswar
 
Impact of IT on environment
Impact of IT on environmentImpact of IT on environment
Impact of IT on environment
Sai Malleswar
 
Adaptive delta modulation of Speech signal
Adaptive delta modulation of Speech signalAdaptive delta modulation of Speech signal
Adaptive delta modulation of Speech signal
Sai Malleswar
 
Pipeline stalling in vhdl
Pipeline stalling in vhdlPipeline stalling in vhdl
Pipeline stalling in vhdlSai Malleswar
 
Bidirectional data flow
Bidirectional data flowBidirectional data flow
Bidirectional data flow
Sai Malleswar
 
Mobile cell phone charger
Mobile cell phone charger Mobile cell phone charger
Mobile cell phone charger
Sai Malleswar
 
Manufacturing of liquid propellant tank
Manufacturing of liquid propellant tankManufacturing of liquid propellant tank
Manufacturing of liquid propellant tankSai Malleswar
 
Magneto rhelogical fluids
Magneto rhelogical fluidsMagneto rhelogical fluids
Magneto rhelogical fluidsSai Malleswar
 
LIQUID PENETRANT AND MAGNETIC PARTICLE INSPECTION
LIQUID PENETRANT AND MAGNETIC PARTICLE INSPECTIONLIQUID PENETRANT AND MAGNETIC PARTICLE INSPECTION
LIQUID PENETRANT AND MAGNETIC PARTICLE INSPECTION
Sai Malleswar
 
POLYIMIDES
POLYIMIDESPOLYIMIDES
POLYIMIDES
Sai Malleswar
 
PYROTECHNICS
PYROTECHNICSPYROTECHNICS
PYROTECHNICS
Sai Malleswar
 

More from Sai Malleswar (18)

Digital Anemometer
Digital AnemometerDigital Anemometer
Digital Anemometer
 
PANORAMA OF GLOBAL SPACE ECONOMY
PANORAMA OF GLOBAL SPACE ECONOMYPANORAMA OF GLOBAL SPACE ECONOMY
PANORAMA OF GLOBAL SPACE ECONOMY
 
Digital Speedo Meter Powered by Dynamo
Digital Speedo Meter Powered by DynamoDigital Speedo Meter Powered by Dynamo
Digital Speedo Meter Powered by Dynamo
 
Vx works RTOS
Vx works RTOSVx works RTOS
Vx works RTOS
 
SWOT analysis of TATA motors
SWOT analysis of TATA motorsSWOT analysis of TATA motors
SWOT analysis of TATA motors
 
Review of "The anatomy of a large scale hyper textual web search engine"
Review of  "The anatomy of a large scale hyper textual web search engine" Review of  "The anatomy of a large scale hyper textual web search engine"
Review of "The anatomy of a large scale hyper textual web search engine"
 
Sorting manipulator
Sorting manipulatorSorting manipulator
Sorting manipulator
 
Temp based fan speed control
Temp based fan speed controlTemp based fan speed control
Temp based fan speed control
 
Impact of IT on environment
Impact of IT on environmentImpact of IT on environment
Impact of IT on environment
 
Adaptive delta modulation of Speech signal
Adaptive delta modulation of Speech signalAdaptive delta modulation of Speech signal
Adaptive delta modulation of Speech signal
 
Pipeline stalling in vhdl
Pipeline stalling in vhdlPipeline stalling in vhdl
Pipeline stalling in vhdl
 
Bidirectional data flow
Bidirectional data flowBidirectional data flow
Bidirectional data flow
 
Mobile cell phone charger
Mobile cell phone charger Mobile cell phone charger
Mobile cell phone charger
 
Manufacturing of liquid propellant tank
Manufacturing of liquid propellant tankManufacturing of liquid propellant tank
Manufacturing of liquid propellant tank
 
Magneto rhelogical fluids
Magneto rhelogical fluidsMagneto rhelogical fluids
Magneto rhelogical fluids
 
LIQUID PENETRANT AND MAGNETIC PARTICLE INSPECTION
LIQUID PENETRANT AND MAGNETIC PARTICLE INSPECTIONLIQUID PENETRANT AND MAGNETIC PARTICLE INSPECTION
LIQUID PENETRANT AND MAGNETIC PARTICLE INSPECTION
 
POLYIMIDES
POLYIMIDESPOLYIMIDES
POLYIMIDES
 
PYROTECHNICS
PYROTECHNICSPYROTECHNICS
PYROTECHNICS
 

Recently uploaded

Assuring Contact Center Experiences for Your Customers With ThousandEyes
Assuring Contact Center Experiences for Your Customers With ThousandEyesAssuring Contact Center Experiences for Your Customers With ThousandEyes
Assuring Contact Center Experiences for Your Customers With ThousandEyes
ThousandEyes
 
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
James Anderson
 
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Tobias Schneck
 
Leading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdfLeading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdf
OnBoard
 
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
Product School
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
Guy Korland
 
Elevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object CalisthenicsElevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object Calisthenics
Dorra BARTAGUIZ
 
The Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and SalesThe Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and Sales
Laura Byrne
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance
 
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMsTo Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
Paul Groth
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance
 
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Thierry Lestable
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
ControlCase
 
Connector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a buttonConnector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a button
DianaGray10
 
Accelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingAccelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish Caching
Thijs Feryn
 
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
BookNet Canada
 
UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4
DianaGray10
 
Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*
Frank van Harmelen
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
Ana-Maria Mihalceanu
 

Recently uploaded (20)

Assuring Contact Center Experiences for Your Customers With ThousandEyes
Assuring Contact Center Experiences for Your Customers With ThousandEyesAssuring Contact Center Experiences for Your Customers With ThousandEyes
Assuring Contact Center Experiences for Your Customers With ThousandEyes
 
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
 
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
 
Leading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdfLeading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdf
 
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
 
Elevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object CalisthenicsElevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object Calisthenics
 
The Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and SalesThe Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and Sales
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
 
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMsTo Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
 
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
 
Connector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a buttonConnector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a button
 
Accelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingAccelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish Caching
 
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
 
UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4
 
Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
 

Digital stop watch

  • 1. DIGITAL STOP WATCH - K. Sai Malleswar Referances; 1. www.diy-electronic-projects.com
  • 2. CONTENTS 1. Aim 2. Components 3. Circuit description (proposed) i. Pulse generator ii. Counter iii. Display unit iv. Modifications* v. Schematic of proposed circuit vi. Schematic of modified circuit 4. Details of ICs [ from Datasheets] 5. Applications of the circuit 6. Project details i. Experiences of the project work
  • 3. 1. AIM Aim: To make a digital stop watch circuit that can count from 0 to 99 seconds, which can also be used for different applications like photo counter, person counter, count down timer, alarm clock etc. with small modifications. 2. COMPONENTS USED 1. ICs: i. CD4060BM – 14 stage ripple carry binary counter - 1 ii. CD4040BM – 12 stage ripple carry binary counter - 1 iii. NE555 – Timer - 1 iv. MC14518B - BCD counter -1 v. MC14511B - BCD to seven segment display drivers - 2 2. Other components: i. 1 kilo ohm resistors – 16, 10 kilo ohm resistors - 2, 1 mega ohm resistor - 1, 330 ohm resistor -1,220 ohm resistor -1 ii. 100 kilo ohm potentiometer-1 iii. On/off switches- 2 iv. 4.2 megahertz crystal-1 v. 1N4007 diodes– 2 vi. 22pf capacitors – 2, 10uf capacitor-1, 0.01uf capacitor-1 vii. Common anode 7 segment displays - 2 viii. +5V DC power supply ix. Bread board - 1
  • 4. 3. CIRCUIT DESCRIPTION The circuit can be mainly divided into three parts. One is generator which produces the pulse of the desired frequency. The other parts are the counter that does the actual counting of the seconds and the display unit. i. PULSE GENERATOR: The generator of the circuit comprises of the integrated circuits CD4040CM and CD4060CM. We use a crystal which oscillates at a frequency of 4,194,304 Hz. It is obvious that this frequency is completely useless, as it is too big to be used as it is to our circuit. What we should is divide this frequency, in a way that in its final form, the pulse will have a frequency of 1Hz, which is the desirable frequency. Initially we use the integrated CD4060, which divides the imported frequency in its input, by forces of 2. As we can see on the integrated circuit the outputs are marked as Q4, Q5,…,Qn. By importing a pulse in the CLK input of the 4060, with a frequency f Hz, we take out of output Qn, a signal which has a frequency equal to f/2n. So, by exporting the signal out of Q14, knowing that the imported signal has a frequency of 4,194,304 Hz, we take a signal, which has a frequency of 256Hz. By importing this signal, to 4040 and by exporting the signal through Q8 we have finally taken an inverted signal, at the frequency of 1Hz. The fact that the signal is inverted, doesn‘t affect the proper function of our circuit. This inversion just causes the circuit to be triggered with a logical 0. By putting a LED on the same output, we have a visual of the counting, as in each positive pulse the diode polarizes positively, and a current passes through it. ii. COUNTER: The signal of 1Hz, which we have taken from the generator, is imported to a BCD counter MC14518. This integrated circuit adds a logical 1 at each pulse, on its output. The MC14518 is virtually divided into two segments. One counts the units of the seconds, while the other the decades. The generators pulse is imported to the part which counts the units. This is very logical, as we want in each second the number of the display to be raised by 1.
  • 5. On the other hand, we want the first display to raise by 1, every 10 seconds. This is why, we ground the CLK input, and we use the signal of Q3 to the CKE input. By using this means, we make sure that the first display will be triggered, only when we have a decreasing signal on Q3; that is, only when the signal drops from logical 1 to logical 0.The first display increments every 10 seconds, which means that after 9 on the second display (1001 on the output of the BCD counter) the first display must be set to zero, while the first must be set to +1. That is that from 1001 to 0000, and we have a descending pulse, as the last digit descends from logical 1 to logical 0 and triggers the BCD counter of the decades. When the decades display becomes 9 then the circuit goes to the next state, which is zero, and the counting begins once more. iii. DISPLAY UNIT: The integrated circuits MC14511 are BCD to 7 segment drivers. As its name clearly state, their sole purpose is to translate the BCD information of MC14518, to a code understandable by the 7 segment displays. The inputs LE, BL‘ and LT‘ are used to test the LEDs of the display and pulse-modulate the brightness of the display. In this case we these inputs to logical 0, as we don‘t need them. The LE input (Latch Enable) is used to keep the number of the displays while the pulse still runs. It is a HOLD function similar to the one of the modern stopwatches. In addition, at any given moment we can restart the counting, by pressing the reset switch. By this means we set the RST input of the MC14518 to logical 1, which resets the counting to 0000. iv. MODIFICATIONS: The circuit which we described above for the 1Hz pulse generation using crystal of resonant frequency 4.2 MHz is accurate than any other pulse generators. But the crystal was not obtained. So we designed different 1 Hz pulse generating circuits. Finally the circuit using NE555 could satisfy the requirements of the project. The circuit has been tuned exactly tuned to 1Hz by changing the potentiometer‘s resistance. The comparison has been made by blinking an led with 1Hz clock pulse on digital trainer kit and blinking another led with the pulse produced from the circuit designed using NE555. The 1Hz pulse generated has been given as clock input to the second BCD counter of MC14511.
  • 6. v. PROPOSED CIRCUIT SCHEMATIC:
  • 7. vi. MODIFIED CIRCUIT SCHEMATIC:
  • 8. 4. Details of ICs used 1. MC14518B: The MC14518B dual BCD counter and the MC14520B dual binary counter are constructed with MOS P–channel and N–channel enhancement mode devices in a single monolithic structure. Each consists of two identical, independent, internally synchronous 4–stage counters. The counter stages are type D flip–flops, with interchangeable Clock and Enable lines for incrementing on either the positive– going or negative–going transition as required when cascading multiple stages. Each counter can be cleared by applying a high level on the Reset line. In addition, the MC14518B will count out of all undefined states within two clock periods. These complimentary MOS up counters find primary use in multi–stage synchronous or ripple counting applications requiring low power dissipation and/or high noise immunity. • Diode Protection on All Inputs • Supply Voltage Range = 3.0Vdc to 18Vdc • Internally Synchronous for High Internal and External Speeds • Logic Edge–Clocked Design — Incremented on Positive Transition Of Clock or Negative Transition on Enable • Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load over the Rated Temperature Range Pin diagram:
  • 9. 2. MC14511B: The MC14511B BCD–to–seven segment latch/decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4–bit storage latch, an 8421 BCD–to–seven segment decoder, and an output drive capability. Lamp test (LT), blanking (BI), and latch enable (LE) inputs are used to test the display, to turn–off or pulse modulate the brightness of the display, and to store a BCD code, respectively. It can be used with seven–segment light–emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly. Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses. • Low Logic Circuit Power Dissipation • High–Current Sourcing Outputs (Up to 25 mA) • Latch Storage of Code • Blanking Input • Lamp Test Provision • Lamp Intensity Modulation Capability • Time Share (Multiplexing) Facility • Supply Voltage Range = 3.0 V to 18 V Pin diagram:
  • 10. 3. CD4040BM and CD4060BM: These are 12 staged and 14 staged ripple carry binary counters respectively. The Counters are advanced one count on the negative transition of each clock pulse. The counters are set to zero state by a logical ‗1‘ at the reset input independent of clock. Pin diagrams: CD4040BM: CD4060BM:
  • 11. 4. NE555: The NE555 IC has three operating modes: 1. Mono stable mode: in this mode, the 555 functions as a "one-shot". Applications include timers, missing pulse detection, bounce free switches, touch switches, frequency divider, capacitance measurement, pulse-width modulation (PWM) etc. 2. Astable - free running mode: the 555 can operate as an oscillator. Uses include LED and lamp flashers, pulse generation, logic clocks, tone generation, security alarms, pulse position modulation, etc. 3. Bi-stable mode or Schmitt trigger: the 555 can operate as a flip-flop, if the DIS pin is not connected and no capacitor is used. Uses include bounce free latched switches, etc. Pin diagram:
  • 12. 5. Applications of the circuit The main purpose of the circuit is to use it as a stop watch that can be used in organizing athletics, quizzes etc. With small modifications, the circuit can be used for many counting purposes. The flip-flops in the counter MC14518 are edge triggered. So if we give a single pulse, the count increments by 1. So if we replace 1Hz pulse generator circuit with a photo sensor, the count increments by 1 only when a pulse is received. So the circuit can be used as photo counter. It can be kept inside a table‘s desk. Whenever the desk is opened, the count increments by 1.So a person can find how many times the table has been opened in his absence and reset the counter. The circuit can also be used as person counter with the help of two IR sensors. One is to manage the count of the persons. Other is to find, whether the person is entering the room or leaving. When a person enters or leaves the room, he will cut the light ray produce by IR leds. So the count increments by 1, when a person enters the room and decrements by 1, when a person leaves the room. It can be reset, whenever it is required. If we replace up counter with down counter, it can be used as countdown timer or alarm clock by attaching a buzzer for sounding. If the 1Hz pulse generator circuit is replaced with a Pressure sensor, the circuit can be used for counting the number of persons walked through a way. This can made useful for practical purposes by increasing the no. of counters and seven segment displays, thus increasing the maximum possible count.
  • 13. 6. PROJECT DETAILS i. Experiences of the project work: 1. We searched for the crystal of 4.2 MHz in many electronic shops, since it is the most accurate pulse generator. We could not find it. 2. So, we started designing different 1Hz pulse generator circuits. We could learn troubleshooting the circuits while implementing each on the bread board and testing for the accuracy of the output. 3. We could understand the basic circuit used in manufacturing stopwatches, counters, digital clocks etc. 4. We could learn using Seven Segment displays and using their driver ICs for displaying digital data. 5. We made the schematic of the 1Hz Pulse generator using ―PSPICE‖ software. 6. We could learn Soldiering electronic circuits on the General Purpose PCB by making a proper floor plan of the circuit. CONCLUSION: The project of making ―DIGITAL STOP WATCH‖, which can count from 0 to 99 seconds and has Hold and Reset capabilities has been completed. The circuit has been implemented on bread board and soldiered on General Purpose PCB.