SlideShare a Scribd company logo
Name - Virat Prasad
Roll No. -
Class - XII
Section - ‘A’
Session – 2016-17
Topic - TO DESIGN AND
SIMULATE THE LOGIC GATE
CIRCUIT.
INDEX
1. CERTIFICATE OF EXCELLENCE
2. ACKNOWLEDGEMENT
3. AIM OF PROJECT
4. INTRODUCTION
5. PRINCIPLE
6. BASIC GATES
7. OR GATE
8. AND GATE
9. NOT GATE
10. NOR GATE
11. NAND GATE
12. EX-OR GATE
13. EX-NOR GATE
14. BIBLIOGRAPHY
CERTIFICATE
This is to certify that VIRAT PRASAD, a
student of class XII-‘A’ has successfully
completed the research on the mentioned
topic under the guidance of Mr. Kumar
Rajesh (PGT Phy.) during the academic
year 2016-17 in partial fulfilment of
physics practical examination conducted by
AISSCE, New Delhi.
Signature of External Examiner Signature of Physics Teacher
ACKNOWLEDGEMENT
In the accomplishment of this project successfully,
many people have best owned upon me their blessings
and the heart pledged support, this time I am utilizing
to thank all the people who have been concerned with
the project.
Primarily, I would thank God for being able to complete
this project with success. Then I would like to thank my
Physics teacher Mr. Kumar Rajesh, whose valuable
guidance has been the ones that helped me patch this
project and make it full proof success. His suggestions
and his instructions have served as the major
contributor towards the completion of the project.
Then I would like to thank my parents and friends who
have helped me with their valuable suggestions and
guidance that has been helpful in various phase of the
completion of the project.
Last but not least, I would like to thank my classmates
who have helped me a lot.
AIM OF THE PROJECT
TO DESIGN AND
SIMULATE THE LOGIC
GATE CIRCUIT.
INTRODUCTION
A gate is defined as a digital circuit which
followssome logical relationship between the
input and output voltages. It is a digital circuit
which either allows a signal to pass through or
stop, it is called a gate.
The logic gates are building block of a
digital circuit. They are used in digital
electronics to change one voltage level (input
voltage) into another (output voltage)
according to some logical statementrelating
them.
A logic gate may have one or more inputs,
but it has only one output. The relationship
between the possible values of input and
output voltage is expressed in the form of a
table called truth table or table of
combinations.
Truth table of a Logic Gate is a table that
shows all the input and output possibilities for
the logic gate.
George Boole in 1980 inventeda different
kind of algebra based on binary nature at the
logic, this algebra of logic is called BOOLEAN
ALGEBRA. A logical statement can have only
two values, such as HIGH/LOW, ON/OFF,
CLOSED/OPEN, YES/NO, RIGHT/WRONG,
TRUE/FALSE, CONDUCTING/NON-
CONDUCTING, etc. The two values of logic
statements are denoted by the binary number
1 and 0. The binary number 1 is used to
denote the high value while the binary number
0 is used to denote the low value. The logical
statements that logic gates followare called
Boolean expressions.
PRINCIPLE
Any Boolean Algebra operation that can
be associated with inputs and outputs
represent the statementsof Boolean algebra.
Although these circuits may be complex, they
may all be constructed from three basic
devices. We have three different types of logic
gates .These are the AND gate, the OR gate and
the NOT gate.
BASIC GATES
(a) THE OR GATE is a device that combines A
with B to give Y as the result.
The OR gate has two or more
inputs and one output. The
logic gate of OR gate with A and B input and Y
output is shown below:
In Boolean algebra, addition symbol (+) is
referred as the OR. The Boolean expression:
A+B=Y, indicates Y equals A OR B.
(b) THE AND GATE is a device that combines A
with B to give Y as the result.
The AND gate has two or more inputs and one
output. The logic gate of AND gate with A and B
input and Y output is shown below:
In Boolean algebra, multiplicationsign (either
x or.) is referred as the AND. The Boolean
expression:
A.B=Y, indicates Y equals A AND B.
(c) THE NOT GATE is a device that inverts the
inputs. The NOT is a one input and one output.
The logic gate of NOT gate with A and Y output
is shown below:
In Boolean algebra, bar symbol (_) is referred
as the NOT. The Boolean expression:
à =Y, indicates Y equals NOT A.
THE OR GATE
An OR gate can be realize by the electronic
circuit, making use of two diodes D1 and D2 as
shown in the figure.
Here the negative terminal of the battery is
grounded and corresponds to the 0 level, and the
positive terminal of the battery (i.e. voltage 5V in
the present case) corresponds to level 1. The
output Y is voltage at C w.r.t. earth.
The following interference can be easily drawn
from the working of electrical circuit :
(a) If switch A & B are open lamp do not glow
(A=0, B=0), hence Y=0.
(b) If Switch A open B closed then (A=0,B=1)Lamp
glow, hence Y=1.
(c) If switch A closed B open then (A=1, B=0)
Lamp glow, hence Y=1.
(d) If switch A & B are closed then (A=1, B=1)
Lamp glow, hence Y=1.
Truth Table:
Input A Input B Output Y
0 0 0
1 0 1
0 1 1
1 1 1
THE AND GATE
An AND gate can be realize by the electronic
circuit, making use of two diodes D1 and D2 as
shown in the figure. The resistance R is
connected to the positive terminal of a 5V
battery permanently.
Here the negative terminal of the battery is
grounded and corresponds to the 0 level, and the
positive terminal of the battery (i.e. voltage 5V in
the present case) corresponds to level 1. The
output Y is voltage at C w.r.t. earth.
The following conclusions can be easily drawn
from the working of electrical circuit:
(a) If both switches A&B are open (A=0, B=0)
then lamp will not glow, hence Y=0.
(b) If Switch A closed & B open (A=1, B=0) then
Lamp will not glow, hence Y=0.
c) If switch A open & B closed (A=0, B=1) then
Lamp will not glow, hence Y=0.
d) If switch A & B both closed (A=1, B=1) then
Lamp will glow, hence Y=1.
Truth Table:
Input A Input B Output Y
0 0 0
1 0 0
0 1 0
1 1 1
THE NOT GATE
A NOT gate cannot be realized by using
diodes. However an electronic circuit of NOT
gate can be realized by making use of a n-p-n
transistor as shown in the figure.
The base B of the transistor is connected to
the input A through a resistance Rb and the
emitter E is earthed. The collector is connected
to 5V battery. The output Y is voltage at C w.r.t.
earth.
The following conclusion can be easily drawn
from the working of the electrical circuit:
(a) If switch A is open (i.e. A=0), the lump will
glow, hence Y=1.
(b) If Switch A is closed (i.e. A=1), the lump will
not glow, hence Y=0.
Truth Table:
Input A Output Y
0 1
1 0
THE NOR GATE
If we connect the output Y’ of OR gate to the
input of a NOT gate the gate obtained is called
NOR.
The output Y is voltage at C w.r.t. earth.
In Boolean expression, the NOR gate is
expressed as Y=A+B, and is being read as ‘A OR
B negated’.
The followinginterference can be easily drawn
from the working of electrical circuit is:
(a) If Switch A & B open (A=0, B=0) then Lamp
will glow, hence Y=1.
b) If Switch A closed & B open (A=1, B=0) then
Lamp will not glow, hence Y=0.
c) If Switch A open & B close (A=0, B=1) then
Lamp will not glow, hence Y=0.
d) If switch A & B are closed then (A=1, B=1)
Lamp will not glow, hence Y=0.
Truth Table:
Input A Input B Output Y
0 0 1
1 0 0
0 1 0
1 1 0
THE NAND GATE
If we connect the output Y’ of AND gate to
the input of a NOT gate the gate obtained is
called NAND.
The output Y is voltage at C w.r.t. earth.
In Boolean expression, the NAND gate is
expressed as Y=A.B, and is being read as ‘A
AND B negated’.
The followinginterference can be easily drawn
from the working of electrical circuit:
(a) If Switch A & B open (A=0, B=0) then Lamp
will glow, hence Y=1.
(b) If Switch A open B closed then (A=0, B=1)
Lamp glow, hence Y=1.
(c) If switch A closed B open then (A=1, B=0)
Lamp glow, hence Y=1.
(d) If switch A & B are closed then (A=1, B=1)
Lamp will not glow, hence Y=0.
Truth Table:
Input A Input B Output Y
0 0 1
1 0 1
0 1 1
1 1 0
THE EXOR GATE
The operation EXOR checks for the
exclusivity in the value of the two signals A and
B. It means if A and B are not identical (i.e. if
A=0 and B=1 or vice versa), the output Y=1,
and if both are identical, then the output Y=0.
This operation is also called exclusive OR gate,
designated EXOR.
In Boolean expression, the EX OR gate is
expressed as
Y=A.B + A.B =
The followinginterference can be easily drawn
from the working of electrical circuit:
(a) If both switches A&B are open (A=0, B=0)
then lamp will not glow, hence Y=0.
(b) If Switch A open B closed then (A=0, B=1)
Lamp glow, hence Y=1.
(c) If switch A closed B open then (A=1, B=0)
Lamp glow, hence Y=1.
(d) If switch A & B are closed then (A=1, B=1)
Lamp will not glow, hence Y=0.
Truth Table:
Input A Input B Output Y
0 0 0
1 0 1
0 1 1
1 1 0
THE EXNOR GATE
The operation EXNOR checks for the
exclusivity in the value of the two signals A and
B. It means if A and B are not identical (i.e. if
A=0 and B=1 or vice versa), the output Y=0,
and if both are identical, then the output Y=1.
This operation is also called exclusive NOR
gate, designated EXNOR.
In Boolean expression, the EX NOR gate is
expressed as
Y=A.B + A.B =
The followinginterference can be easily drawn
from the working of electrical circuit:
(a) If Switch A & B open (A=0, B=0) then Lamp
will glow, hence Y=1.
(b) If Switch A closed & B open (A=1, B=0) then
Lamp will not glow, hence Y=0.
(c) If Switch A open & B close (A=0, B=1) then
Lamp will not glow, hence Y=0.
(d) If switch A & B both closed (A=1, B=1) then
Lamp will glow, hence Y=1.
Truth Table:
Input A Input B Output Y
0 0 1
1 0 0
0 1 0
1 1 1
Bibliography
Help from INTERNET
Help from Teacher

More Related Content

What's hot

Logic gates 12th standard ivestigatory project
Logic gates 12th standard ivestigatory projectLogic gates 12th standard ivestigatory project
Logic gates 12th standard ivestigatory project
Jaipuriar School
 
Physic investigatory
Physic investigatoryPhysic investigatory
Physic investigatory
Atul Kumar Rana
 
Class 12 Physics Investigatory Project Work, Practical- study of various logi...
Class 12 Physics Investigatory Project Work, Practical- study of various logi...Class 12 Physics Investigatory Project Work, Practical- study of various logi...
Class 12 Physics Investigatory Project Work, Practical- study of various logi...
Kendriya Vidyalaya
 
Physics investigatory project for class 12 logic gates
Physics investigatory project for class 12 logic gatesPhysics investigatory project for class 12 logic gates
Physics investigatory project for class 12 logic gates
biswanath dehuri
 
Physics investigatory project
Physics investigatory projectPhysics investigatory project
Physics investigatory project
Prakhar Seth
 
Report on-the-logic-gates
Report on-the-logic-gatesReport on-the-logic-gates
Report on-the-logic-gatesbhardubhai
 
Physics logic gates1
Physics logic gates1Physics logic gates1
Physics logic gates1
Kirthi Kirthu
 
Physics investigatgory project on logic gates class 12
Physics  investigatgory project on logic gates class 12Physics  investigatgory project on logic gates class 12
Physics investigatgory project on logic gates class 12
appietech
 
Logic Gates Class 12
Logic Gates Class 12Logic Gates Class 12
Logic Gates Class 12
RithuJ
 
LOGIC GATE ||CLASS 12 PHYSICS I
LOGIC GATE ||CLASS 12 PHYSICS ILOGIC GATE ||CLASS 12 PHYSICS I
LOGIC GATE ||CLASS 12 PHYSICS I
Aryan137
 
12th Physics Investigatory project (LDR)
12th Physics Investigatory project (LDR)12th Physics Investigatory project (LDR)
12th Physics Investigatory project (LDR)
ismail11112
 
Logic gates
Logic gatesLogic gates
Logic gates
Asuquo Asuquo
 
Physics investigatory project
Physics investigatory projectPhysics investigatory project
Physics investigatory project
NIKHIL DWIVEDI
 
Electronics: Logic Gates
Electronics: Logic GatesElectronics: Logic Gates
Electronics: Logic Gates
Marc Owen Rentap anak Dineal Gumis
 
Or gate
Or gateOr gate
Chemistry investigatory project
Chemistry investigatory projectChemistry investigatory project
Chemistry investigatory project
SushmithaR26
 
logic gates
logic gateslogic gates
Nand gate
Nand gateNand gate
Nand gate
hepzijustin
 

What's hot (20)

Logic gates 12th standard ivestigatory project
Logic gates 12th standard ivestigatory projectLogic gates 12th standard ivestigatory project
Logic gates 12th standard ivestigatory project
 
Physic investigatory
Physic investigatoryPhysic investigatory
Physic investigatory
 
Class 12 Physics Investigatory Project Work, Practical- study of various logi...
Class 12 Physics Investigatory Project Work, Practical- study of various logi...Class 12 Physics Investigatory Project Work, Practical- study of various logi...
Class 12 Physics Investigatory Project Work, Practical- study of various logi...
 
Physics investigatory project for class 12 logic gates
Physics investigatory project for class 12 logic gatesPhysics investigatory project for class 12 logic gates
Physics investigatory project for class 12 logic gates
 
Physics investigatory project
Physics investigatory projectPhysics investigatory project
Physics investigatory project
 
Report on-the-logic-gates
Report on-the-logic-gatesReport on-the-logic-gates
Report on-the-logic-gates
 
Physics logic gates1
Physics logic gates1Physics logic gates1
Physics logic gates1
 
Physics investigatgory project on logic gates class 12
Physics  investigatgory project on logic gates class 12Physics  investigatgory project on logic gates class 12
Physics investigatgory project on logic gates class 12
 
Logic Gates Class 12
Logic Gates Class 12Logic Gates Class 12
Logic Gates Class 12
 
LOGIC GATE ||CLASS 12 PHYSICS I
LOGIC GATE ||CLASS 12 PHYSICS ILOGIC GATE ||CLASS 12 PHYSICS I
LOGIC GATE ||CLASS 12 PHYSICS I
 
12th Physics Investigatory project (LDR)
12th Physics Investigatory project (LDR)12th Physics Investigatory project (LDR)
12th Physics Investigatory project (LDR)
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Edc
EdcEdc
Edc
 
Physics investigatory project
Physics investigatory projectPhysics investigatory project
Physics investigatory project
 
LOGIC GATES
LOGIC GATESLOGIC GATES
LOGIC GATES
 
Electronics: Logic Gates
Electronics: Logic GatesElectronics: Logic Gates
Electronics: Logic Gates
 
Or gate
Or gateOr gate
Or gate
 
Chemistry investigatory project
Chemistry investigatory projectChemistry investigatory project
Chemistry investigatory project
 
logic gates
logic gateslogic gates
logic gates
 
Nand gate
Nand gateNand gate
Nand gate
 

Viewers also liked

Physics project abhishek
Physics project abhishekPhysics project abhishek
Physics project abhishek
Abhishek Kushwaha
 
Physics project
Physics projectPhysics project
Physics project
Subhendra Satapathy
 
Physics project final
Physics project final Physics project final
Physics project final jobbyjoseph50
 
Physics project chirag
Physics project chiragPhysics project chirag
Physics project chirag
Chirag Patel
 
ашық сабақ паразитология)
ашық сабақ паразитология)ашық сабақ паразитология)
ашық сабақ паразитология)
Asem Sarsembayeva
 
Mip2017 mba carrano - abstract
Mip2017 mba carrano - abstractMip2017 mba carrano - abstract
Mip2017 mba carrano - abstract
Slow Food
 
Land Measurement - Session 1
Land Measurement - Session 1Land Measurement - Session 1
Land Measurement - Session 1
Anneloes de Raad
 
Gestión de contenido
Gestión de contenidoGestión de contenido
Gestión de contenido
ciac21
 
Iris Recognition Using Active Contours
Iris Recognition Using Active ContoursIris Recognition Using Active Contours
Iris Recognition Using Active Contours
IJARIDEA Journal
 
Physics project
Physics project Physics project
Physics project
Chitwandeep Kaur
 
SENSOR NETWORKS BASED ON DISTRIBUTED WIRELESS SENSING
SENSOR NETWORKS BASED ON DISTRIBUTED WIRELESS SENSINGSENSOR NETWORKS BASED ON DISTRIBUTED WIRELESS SENSING
SENSOR NETWORKS BASED ON DISTRIBUTED WIRELESS SENSING
IJARIDEA Journal
 
Physics Investigatory Project Class XII.. Water Level Controller.!!
Physics Investigatory Project Class XII.. Water Level Controller.!!Physics Investigatory Project Class XII.. Water Level Controller.!!
Physics Investigatory Project Class XII.. Water Level Controller.!!
Aryavarta Giri
 
BlueSeed_Credentials_2015
BlueSeed_Credentials_2015BlueSeed_Credentials_2015
BlueSeed_Credentials_2015Jenda Ha
 
ашык сабак генератор
ашык сабак генераторашык сабак генератор
ашык сабак генератор
Asem Sarsembayeva
 
Tugas[1] 0317-[tryanita]-[1411511676]
Tugas[1] 0317-[tryanita]-[1411511676]Tugas[1] 0317-[tryanita]-[1411511676]
Tugas[1] 0317-[tryanita]-[1411511676]
trya nita
 
Physics investigatory class 12
Physics investigatory class 12Physics investigatory class 12
Physics investigatory class 12
Himanshu Soni
 
Step-down transformer Physics project Class 12 CBSE Final
Step-down transformer Physics project Class 12 CBSE FinalStep-down transformer Physics project Class 12 CBSE Final
Step-down transformer Physics project Class 12 CBSE Final
Muhammad Jassim
 
Member report - IAB Italy - The State of Art of Adblocking in Italy
Member report - IAB Italy - The State of Art of Adblocking in ItalyMember report - IAB Italy - The State of Art of Adblocking in Italy
Member report - IAB Italy - The State of Art of Adblocking in Italy
IAB Europe
 
IAB Spain - Programmatic Ad Buying & Selling Ecosystem
 IAB Spain - Programmatic Ad Buying & Selling Ecosystem  IAB Spain - Programmatic Ad Buying & Selling Ecosystem
IAB Spain - Programmatic Ad Buying & Selling Ecosystem
IAB Europe
 

Viewers also liked (20)

Physics project abhishek
Physics project abhishekPhysics project abhishek
Physics project abhishek
 
Physics project
Physics projectPhysics project
Physics project
 
Physics project final
Physics project final Physics project final
Physics project final
 
Physics project chirag
Physics project chiragPhysics project chirag
Physics project chirag
 
ашық сабақ паразитология)
ашық сабақ паразитология)ашық сабақ паразитология)
ашық сабақ паразитология)
 
Mip2017 mba carrano - abstract
Mip2017 mba carrano - abstractMip2017 mba carrano - abstract
Mip2017 mba carrano - abstract
 
Land Measurement - Session 1
Land Measurement - Session 1Land Measurement - Session 1
Land Measurement - Session 1
 
Gestión de contenido
Gestión de contenidoGestión de contenido
Gestión de contenido
 
Iris Recognition Using Active Contours
Iris Recognition Using Active ContoursIris Recognition Using Active Contours
Iris Recognition Using Active Contours
 
Physics project
Physics project Physics project
Physics project
 
SENSOR NETWORKS BASED ON DISTRIBUTED WIRELESS SENSING
SENSOR NETWORKS BASED ON DISTRIBUTED WIRELESS SENSINGSENSOR NETWORKS BASED ON DISTRIBUTED WIRELESS SENSING
SENSOR NETWORKS BASED ON DISTRIBUTED WIRELESS SENSING
 
Physics Investigatory Project Class XII.. Water Level Controller.!!
Physics Investigatory Project Class XII.. Water Level Controller.!!Physics Investigatory Project Class XII.. Water Level Controller.!!
Physics Investigatory Project Class XII.. Water Level Controller.!!
 
BlueSeed_Credentials_2015
BlueSeed_Credentials_2015BlueSeed_Credentials_2015
BlueSeed_Credentials_2015
 
ашык сабак генератор
ашык сабак генераторашык сабак генератор
ашык сабак генератор
 
Tugas[1] 0317-[tryanita]-[1411511676]
Tugas[1] 0317-[tryanita]-[1411511676]Tugas[1] 0317-[tryanita]-[1411511676]
Tugas[1] 0317-[tryanita]-[1411511676]
 
Physics investigatory class 12
Physics investigatory class 12Physics investigatory class 12
Physics investigatory class 12
 
Applied math sba
Applied math sbaApplied math sba
Applied math sba
 
Step-down transformer Physics project Class 12 CBSE Final
Step-down transformer Physics project Class 12 CBSE FinalStep-down transformer Physics project Class 12 CBSE Final
Step-down transformer Physics project Class 12 CBSE Final
 
Member report - IAB Italy - The State of Art of Adblocking in Italy
Member report - IAB Italy - The State of Art of Adblocking in ItalyMember report - IAB Italy - The State of Art of Adblocking in Italy
Member report - IAB Italy - The State of Art of Adblocking in Italy
 
IAB Spain - Programmatic Ad Buying & Selling Ecosystem
 IAB Spain - Programmatic Ad Buying & Selling Ecosystem  IAB Spain - Programmatic Ad Buying & Selling Ecosystem
IAB Spain - Programmatic Ad Buying & Selling Ecosystem
 

Similar to Physics project on logic gate

Physics_Investigatory_Project_on_Logic_G.pptx
Physics_Investigatory_Project_on_Logic_G.pptxPhysics_Investigatory_Project_on_Logic_G.pptx
Physics_Investigatory_Project_on_Logic_G.pptx
NitinMaurya62
 
Logic gates
Logic gatesLogic gates
Logic gates
digshant bhasin
 
PHYSICS PROJECT 12.pptx
PHYSICS PROJECT 12.pptxPHYSICS PROJECT 12.pptx
PHYSICS PROJECT 12.pptx
DronBansal
 
SEMICONDUCTORS
SEMICONDUCTORSSEMICONDUCTORS
SEMICONDUCTORS
johnwick282673
 
solids_and_semiconductor_devices_4.ppt
solids_and_semiconductor_devices_4.pptsolids_and_semiconductor_devices_4.ppt
solids_and_semiconductor_devices_4.ppt
UmeshPatil149
 
Solids_And_Semiconductor_Devices_4.ppt
Solids_And_Semiconductor_Devices_4.pptSolids_And_Semiconductor_Devices_4.ppt
Solids_And_Semiconductor_Devices_4.ppt
JosephMuez2
 
Semiconductor Devices Class 12 Part-4
Semiconductor Devices Class 12 Part-4Semiconductor Devices Class 12 Part-4
Semiconductor Devices Class 12 Part-4Self-employed
 
chapter3.pptx electrical engineering for university
chapter3.pptx electrical engineering for universitychapter3.pptx electrical engineering for university
chapter3.pptx electrical engineering for university
MidhaksaBelay
 
Digital logic
Digital logicDigital logic
Digital logic
Madhu Bala
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
DamotTesfaye
 
PHYSICS PRACTICAL PROJECT (1).pdf
PHYSICS PRACTICAL PROJECT (1).pdfPHYSICS PRACTICAL PROJECT (1).pdf
PHYSICS PRACTICAL PROJECT (1).pdf
OmChaubey7
 
logic gates using IC cbse class 12
logic gates using IC cbse class 12logic gates using IC cbse class 12
logic gates using IC cbse class 12
Kirthi Kirthu
 
Physics logic gates 2
Physics logic gates 2Physics logic gates 2
Physics logic gates 2
Kirthi Kirthu
 
PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018
Fizaril Amzari Omar
 
logic gate
logic gatelogic gate
logic gate
johnwick282673
 
Lecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuitLecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuitKMJ Science Computer
 
boolean algrebra and logic gates in short
boolean algrebra and logic gates in shortboolean algrebra and logic gates in short
boolean algrebra and logic gates in short
Rojin Khadka
 
Class 12th Logic Gates
Class 12th Logic GatesClass 12th Logic Gates
Class 12th Logic Gates
Priyanka Jakhar
 
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
Fizaril Amzari Omar
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
SARITHA REDDY
 

Similar to Physics project on logic gate (20)

Physics_Investigatory_Project_on_Logic_G.pptx
Physics_Investigatory_Project_on_Logic_G.pptxPhysics_Investigatory_Project_on_Logic_G.pptx
Physics_Investigatory_Project_on_Logic_G.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
PHYSICS PROJECT 12.pptx
PHYSICS PROJECT 12.pptxPHYSICS PROJECT 12.pptx
PHYSICS PROJECT 12.pptx
 
SEMICONDUCTORS
SEMICONDUCTORSSEMICONDUCTORS
SEMICONDUCTORS
 
solids_and_semiconductor_devices_4.ppt
solids_and_semiconductor_devices_4.pptsolids_and_semiconductor_devices_4.ppt
solids_and_semiconductor_devices_4.ppt
 
Solids_And_Semiconductor_Devices_4.ppt
Solids_And_Semiconductor_Devices_4.pptSolids_And_Semiconductor_Devices_4.ppt
Solids_And_Semiconductor_Devices_4.ppt
 
Semiconductor Devices Class 12 Part-4
Semiconductor Devices Class 12 Part-4Semiconductor Devices Class 12 Part-4
Semiconductor Devices Class 12 Part-4
 
chapter3.pptx electrical engineering for university
chapter3.pptx electrical engineering for universitychapter3.pptx electrical engineering for university
chapter3.pptx electrical engineering for university
 
Digital logic
Digital logicDigital logic
Digital logic
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
 
PHYSICS PRACTICAL PROJECT (1).pdf
PHYSICS PRACTICAL PROJECT (1).pdfPHYSICS PRACTICAL PROJECT (1).pdf
PHYSICS PRACTICAL PROJECT (1).pdf
 
logic gates using IC cbse class 12
logic gates using IC cbse class 12logic gates using IC cbse class 12
logic gates using IC cbse class 12
 
Physics logic gates 2
Physics logic gates 2Physics logic gates 2
Physics logic gates 2
 
PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018
 
logic gate
logic gatelogic gate
logic gate
 
Lecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuitLecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuit
 
boolean algrebra and logic gates in short
boolean algrebra and logic gates in shortboolean algrebra and logic gates in short
boolean algrebra and logic gates in short
 
Class 12th Logic Gates
Class 12th Logic GatesClass 12th Logic Gates
Class 12th Logic Gates
 
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
 

Recently uploaded

The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
Peter Windle
 
The Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdfThe Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdf
kaushalkr1407
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
Jheel Barad
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
EduSkills OECD
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 
678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf
CarlosHernanMontoyab2
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
Celine George
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
Atul Kumar Singh
 
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
Levi Shapiro
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
Anna Sz.
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Thiyagu K
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
DhatriParmar
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
TechSoup
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
JosvitaDsouza2
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
Special education needs
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
siemaillard
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
EverAndrsGuerraGuerr
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
vaibhavrinwa19
 

Recently uploaded (20)

The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
 
The Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdfThe Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdf
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 
678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
 
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
 

Physics project on logic gate

  • 1. Name - Virat Prasad Roll No. - Class - XII Section - ‘A’ Session – 2016-17 Topic - TO DESIGN AND SIMULATE THE LOGIC GATE CIRCUIT.
  • 2. INDEX 1. CERTIFICATE OF EXCELLENCE 2. ACKNOWLEDGEMENT 3. AIM OF PROJECT 4. INTRODUCTION 5. PRINCIPLE 6. BASIC GATES 7. OR GATE 8. AND GATE 9. NOT GATE 10. NOR GATE 11. NAND GATE 12. EX-OR GATE 13. EX-NOR GATE 14. BIBLIOGRAPHY
  • 3. CERTIFICATE This is to certify that VIRAT PRASAD, a student of class XII-‘A’ has successfully completed the research on the mentioned topic under the guidance of Mr. Kumar Rajesh (PGT Phy.) during the academic year 2016-17 in partial fulfilment of physics practical examination conducted by AISSCE, New Delhi. Signature of External Examiner Signature of Physics Teacher
  • 4. ACKNOWLEDGEMENT In the accomplishment of this project successfully, many people have best owned upon me their blessings and the heart pledged support, this time I am utilizing to thank all the people who have been concerned with the project. Primarily, I would thank God for being able to complete this project with success. Then I would like to thank my Physics teacher Mr. Kumar Rajesh, whose valuable guidance has been the ones that helped me patch this project and make it full proof success. His suggestions and his instructions have served as the major contributor towards the completion of the project. Then I would like to thank my parents and friends who have helped me with their valuable suggestions and guidance that has been helpful in various phase of the completion of the project. Last but not least, I would like to thank my classmates who have helped me a lot.
  • 5. AIM OF THE PROJECT TO DESIGN AND SIMULATE THE LOGIC GATE CIRCUIT.
  • 6. INTRODUCTION A gate is defined as a digital circuit which followssome logical relationship between the input and output voltages. It is a digital circuit which either allows a signal to pass through or stop, it is called a gate. The logic gates are building block of a digital circuit. They are used in digital electronics to change one voltage level (input
  • 7. voltage) into another (output voltage) according to some logical statementrelating them. A logic gate may have one or more inputs, but it has only one output. The relationship between the possible values of input and output voltage is expressed in the form of a table called truth table or table of combinations. Truth table of a Logic Gate is a table that shows all the input and output possibilities for the logic gate. George Boole in 1980 inventeda different kind of algebra based on binary nature at the logic, this algebra of logic is called BOOLEAN ALGEBRA. A logical statement can have only two values, such as HIGH/LOW, ON/OFF, CLOSED/OPEN, YES/NO, RIGHT/WRONG, TRUE/FALSE, CONDUCTING/NON- CONDUCTING, etc. The two values of logic statements are denoted by the binary number 1 and 0. The binary number 1 is used to denote the high value while the binary number
  • 8. 0 is used to denote the low value. The logical statements that logic gates followare called Boolean expressions. PRINCIPLE Any Boolean Algebra operation that can be associated with inputs and outputs represent the statementsof Boolean algebra. Although these circuits may be complex, they may all be constructed from three basic devices. We have three different types of logic gates .These are the AND gate, the OR gate and the NOT gate.
  • 9. BASIC GATES (a) THE OR GATE is a device that combines A with B to give Y as the result. The OR gate has two or more inputs and one output. The logic gate of OR gate with A and B input and Y output is shown below: In Boolean algebra, addition symbol (+) is referred as the OR. The Boolean expression: A+B=Y, indicates Y equals A OR B.
  • 10. (b) THE AND GATE is a device that combines A with B to give Y as the result. The AND gate has two or more inputs and one output. The logic gate of AND gate with A and B input and Y output is shown below: In Boolean algebra, multiplicationsign (either x or.) is referred as the AND. The Boolean expression: A.B=Y, indicates Y equals A AND B. (c) THE NOT GATE is a device that inverts the inputs. The NOT is a one input and one output. The logic gate of NOT gate with A and Y output is shown below: In Boolean algebra, bar symbol (_) is referred as the NOT. The Boolean expression:
  • 11. Ã =Y, indicates Y equals NOT A. THE OR GATE An OR gate can be realize by the electronic circuit, making use of two diodes D1 and D2 as shown in the figure. Here the negative terminal of the battery is grounded and corresponds to the 0 level, and the positive terminal of the battery (i.e. voltage 5V in the present case) corresponds to level 1. The
  • 12. output Y is voltage at C w.r.t. earth. The following interference can be easily drawn from the working of electrical circuit : (a) If switch A & B are open lamp do not glow (A=0, B=0), hence Y=0. (b) If Switch A open B closed then (A=0,B=1)Lamp glow, hence Y=1. (c) If switch A closed B open then (A=1, B=0) Lamp glow, hence Y=1. (d) If switch A & B are closed then (A=1, B=1) Lamp glow, hence Y=1. Truth Table: Input A Input B Output Y 0 0 0 1 0 1 0 1 1 1 1 1
  • 13. THE AND GATE An AND gate can be realize by the electronic circuit, making use of two diodes D1 and D2 as shown in the figure. The resistance R is connected to the positive terminal of a 5V battery permanently. Here the negative terminal of the battery is grounded and corresponds to the 0 level, and the positive terminal of the battery (i.e. voltage 5V in the present case) corresponds to level 1. The output Y is voltage at C w.r.t. earth. The following conclusions can be easily drawn from the working of electrical circuit:
  • 14. (a) If both switches A&B are open (A=0, B=0) then lamp will not glow, hence Y=0. (b) If Switch A closed & B open (A=1, B=0) then Lamp will not glow, hence Y=0. c) If switch A open & B closed (A=0, B=1) then Lamp will not glow, hence Y=0. d) If switch A & B both closed (A=1, B=1) then Lamp will glow, hence Y=1. Truth Table: Input A Input B Output Y 0 0 0 1 0 0 0 1 0 1 1 1
  • 15. THE NOT GATE A NOT gate cannot be realized by using diodes. However an electronic circuit of NOT gate can be realized by making use of a n-p-n transistor as shown in the figure. The base B of the transistor is connected to the input A through a resistance Rb and the emitter E is earthed. The collector is connected to 5V battery. The output Y is voltage at C w.r.t. earth. The following conclusion can be easily drawn from the working of the electrical circuit:
  • 16. (a) If switch A is open (i.e. A=0), the lump will glow, hence Y=1. (b) If Switch A is closed (i.e. A=1), the lump will not glow, hence Y=0. Truth Table: Input A Output Y 0 1 1 0
  • 17. THE NOR GATE If we connect the output Y’ of OR gate to the input of a NOT gate the gate obtained is called NOR. The output Y is voltage at C w.r.t. earth. In Boolean expression, the NOR gate is expressed as Y=A+B, and is being read as ‘A OR B negated’.
  • 18. The followinginterference can be easily drawn from the working of electrical circuit is: (a) If Switch A & B open (A=0, B=0) then Lamp will glow, hence Y=1. b) If Switch A closed & B open (A=1, B=0) then Lamp will not glow, hence Y=0. c) If Switch A open & B close (A=0, B=1) then Lamp will not glow, hence Y=0. d) If switch A & B are closed then (A=1, B=1) Lamp will not glow, hence Y=0. Truth Table: Input A Input B Output Y 0 0 1 1 0 0 0 1 0 1 1 0
  • 19. THE NAND GATE If we connect the output Y’ of AND gate to the input of a NOT gate the gate obtained is called NAND. The output Y is voltage at C w.r.t. earth. In Boolean expression, the NAND gate is expressed as Y=A.B, and is being read as ‘A AND B negated’. The followinginterference can be easily drawn from the working of electrical circuit: (a) If Switch A & B open (A=0, B=0) then Lamp will glow, hence Y=1. (b) If Switch A open B closed then (A=0, B=1) Lamp glow, hence Y=1.
  • 20. (c) If switch A closed B open then (A=1, B=0) Lamp glow, hence Y=1. (d) If switch A & B are closed then (A=1, B=1) Lamp will not glow, hence Y=0. Truth Table: Input A Input B Output Y 0 0 1 1 0 1 0 1 1 1 1 0
  • 21. THE EXOR GATE The operation EXOR checks for the exclusivity in the value of the two signals A and B. It means if A and B are not identical (i.e. if A=0 and B=1 or vice versa), the output Y=1, and if both are identical, then the output Y=0. This operation is also called exclusive OR gate, designated EXOR. In Boolean expression, the EX OR gate is expressed as Y=A.B + A.B = The followinginterference can be easily drawn from the working of electrical circuit: (a) If both switches A&B are open (A=0, B=0) then lamp will not glow, hence Y=0. (b) If Switch A open B closed then (A=0, B=1)
  • 22. Lamp glow, hence Y=1. (c) If switch A closed B open then (A=1, B=0) Lamp glow, hence Y=1. (d) If switch A & B are closed then (A=1, B=1) Lamp will not glow, hence Y=0. Truth Table: Input A Input B Output Y 0 0 0 1 0 1 0 1 1 1 1 0
  • 23. THE EXNOR GATE The operation EXNOR checks for the exclusivity in the value of the two signals A and B. It means if A and B are not identical (i.e. if A=0 and B=1 or vice versa), the output Y=0, and if both are identical, then the output Y=1. This operation is also called exclusive NOR gate, designated EXNOR. In Boolean expression, the EX NOR gate is expressed as Y=A.B + A.B =
  • 24. The followinginterference can be easily drawn from the working of electrical circuit: (a) If Switch A & B open (A=0, B=0) then Lamp will glow, hence Y=1. (b) If Switch A closed & B open (A=1, B=0) then Lamp will not glow, hence Y=0. (c) If Switch A open & B close (A=0, B=1) then Lamp will not glow, hence Y=0. (d) If switch A & B both closed (A=1, B=1) then Lamp will glow, hence Y=1. Truth Table: Input A Input B Output Y 0 0 1 1 0 0 0 1 0 1 1 1