SlideShare a Scribd company logo
KENDRIYA VIDYALAYA,
DHARMAPURI.
PHYSICS
INVESTIGATORY PROJECT
PHYSICS
INVESTIGATORY PROJECT
SUBMITTED BY
S.KIRUTHIGA
Under the guidance of
KENDRIYA VIDYALAYA, DHARMAPURI.
KENDRIYA VIDYALAYA, DHARMAPURI.
PHYSICS
2014-2015
BONA FIDE CERTIFICATE
This is to certify that this project entitled “LOGIC
GATES” is a record of bonafide work carried out by
S.KIRUTHIGA in PHYSICS prescribed by Kendriya
vidyalaya - Dharmapuri.
ROLL NUMBER: DATE :
INTERNAL EXAMINER : PRINCIPAL :
EXTERNAL EXAMINER :
DECLARATION
I hereby declare that the project work entitled
“LOGIC GATES” submitted to KENDRIYA VIDYALAYA,
DHARMAPURI for the subject PHYSICS under the
guidance of is a record
of original work done by me. I further declare that
this project or any part of it has not been submitted
elsewhere for any other class.
Class:
Place:
Date:
ACKNOWLEDGEMENT
I'd like to express my greatest gratitude to
the people who have helped & supported me
throughout my project. I’m grateful to
for his continuous support
for the project, from initial advice &
encouragement to this day.
Special thanks of mine goes to my
brother who helped me in completing the
project by giving interesting ideas, thoughts &
made this project easy and accurate.
I wish to thanks my parents for their
undivided support & interest who inspired me
& encouraged me to go my own way, without
which I would be unable to complete my
project. At last but not the least I want to
thanks my friends who appreciated me for my
work & motivated me and finally to God who
made all the things possible…
CONTENT
 Introduction
 Principle
 Basic Gates
 OR Gate
 AND Gate
 NOT Gate
 NOR Gate
 NAND Gate
 Conclusion
 Bibliography
INTRODUCTION
A gate is defined as a digital circuit which follows some
logical relationship between the input and output
voltages. It is a digital circuit which either allows a
signal to pass through as stop, it is called a gate.
The logic gates are building blocks at digital
electronics. They are used in digital electronics to change
on voltage level (input voltage) into another (output
voltage) according to some logical statement relating
them.
A logic gate may have one or more inputs, but it has
only one output. The relationship between the possible
values of input and output voltage is expressed in the
form of a table called truth table or table of
combinations.
Truth table of a Logic Gates is a table that shows all the
input and output possibilities for the logic gate.
George Boole in 1980 invented a different kind of
algebra based on binary nature at the logic, this algebra
of logic called BOOLEAN ALGEBRA. A logical statement
can have only two values, such as HIGH/LOW, ON/OFF,
CLOSED/OPEN, YES/NO, RIGHT/WRONG,TRUE/FALSE,
CONDUCTING/NON-CONDUCTING etc. The two values
of logic statements one denoted by the binary number 1
and 0. The binary number 1 is used to denote the high
value. The logical statements that logic gates follow are
called Boolean expressions.
PRINCIPLE
Any Boolean algebra operation can be associated with
inputs and outputs represent the statements of Boolean
algebra. Although these circuits may be complex, they
may all be constructed from three basic devices. We have
three different types of logic gates .These are the AND
gate, the OR gate and the NOT gate.
LOGIC STATES
1 0
HIGH LOW
+v -v
ON OFF
CLOSE OPEN
RIGHT WRONG
TRUE FALSE
YES NO
BASIC GATES
(a) THE OR GATE is a device that combines A with B
to give Y as the result.
The OR gate has two or more inputs and one
output. The logic gate of OR gate with A and B
input and Y output is shown below:
In Boolean algebra,addition symbol (+) is referred
as the OR. The Boolean expression:
A+B=Y, indicates Y equals A OR B.
(b) THE AND GATE is a device that combines A with B
to give Y as the result.
The AND gate has two or more inputs and one
output. The logic gate of AND gate with A and B
input and Y output is shown below:
In Boolean algebra,multiplication sign (either x
or.) is referredas the AND. The Boolean
expression:
A.B=Y, indicates Y equals A AND B.
(C) THE NOT GATE is a device that inverts the
inputs. The NOT is a one input and one output.
The logic gate of NOT gate with A and Y output
is shown below:
In Boolean algebra,bar symbol (_
) is referredas
the NOT. The Boolean expression:
à =Y, indicates Y equals NOT A.
THE OR GATE
Aim:
To design and simulate the or gate circuit.
Components:
Two ideal p-n junction diode (D1 and D2).
TheoryandConstruction:
An OR gate can be realize by theelectronic circuit, making use of two
diodes D1 and D2 as shown in the figure.
Here the negative terminal of the battery is grounded and corresponds to
the 0 level, and the positive terminal of the battery (i.e. voltage 5V in the
present case) corresponds to level 1. The output Y is voltage at C w.r.t.
earth.
The followinginterference can be easilydrawn from the working of
electrical circuit is:
a) If switch A & B are open lamp do not glow (A=0, B=0), hence Y=0.
b) If Switch A open B closed then (A=0, B=1) Lamp glow, hence Y=1.
c) If switch A closed B open then (A=1, B=0) Lamp glow,hence Y=1.
d) If switch A & B are closed then (A=1, B=1) Lamp glow,hence Y=1.
Truth Table:
Input A Input B Output Y
0 0 0
1 0 1
0 1 1
1 1 1
THE AND GATE
Aim:
To design and simulate the and gate circuit.
Components:
Two ideal p-n junction diode (D1 and D2), a resistance R.
Theory andConstruction:
An AND gate can be realize by theelectroniccircuit, making use of two
diodes D1 and D2 as shown in the figure. The resistance R is connected to the
positive terminal of a 5V battery permanently.
Here the negative terminal of the battery is grounded and corresponds to
the 0 level, and the positive terminal of the battery (i.e. voltage 5V in the
present case) corresponds to level 1. The output Y is voltage at C w.r.t.
earth.
The followingconclusions can be easily drawn from the working of electrical
circuit:
a) If both switches A&B are open (A=0, B=0) then lamp will not glow,
hence Y=0.
b) If Switch A closed & B open (A=1, B=0) then Lamp will not glow,
hence Y=0.
c) If switch A open & B closed (A=0, B=1) then Lamp will not glow, hence
Y=0.
d) If switch A & B both closed (A=1, B=1) then Lamp will glow, hence
Y=1.
Truth Table:
Input A Input B Output Y
0 0 0
1 0 0
0 1 0
1 1 1
THE NOT GATE
Aim:
TO DESIGN AND SIMULATE THE NOT GATE CIRCUIT.
Components:
An ideal n-p-n transistor.
Theory andConstruction:
A NOT gate cannot be realized byusing diodes. However an electronic
circuit of NOT gate can be realized by making use of a n-p-n transistor as
shown in the figure.
The base B of the transistoris connected to the input A through a resistance
Rband the emitter E is earthed.The collectoris connected to 5V battery. The
output Y is voltage at C w.r.t. earth.
The following conclusion can be easily drawn from the working of the
electrical circuit:
a) If switch A is open (i.e. A=0), the lump will glow, hence Y=1.
b) If Switch A is closed (i.e. A=1), the lump will not glow, hence Y=0.
Truth Table:
Input A Output Y
0 1
1 0
THE NOR GATE
Aim:
TO DESIGN AND SIMULATE THE NOR GATE CIRCUIT.
Components:
Two ideal p-n junction diode (D1 and D2), an ideal n-p-n transistor.
Theory andConstruction:
If we connect the output Y’ of OR gate to the input of aNOT gate the
gate obtained is called NOR.
The output Y is voltage at C w.r.t. earth.
In Boolean expression,the NOR gate is expressed as Y=A+B, and is being
read as ‘A OR B negated’.The followinginterference can be easilydrawn
from the working of electrical circuit is:
a) If Switch A& B open (A=0, B=0) then Lamp will glow, hence Y=1.
b) If Switch A closed & B open (A=1, B=0) then Lamp will not glow,
hence Y=0.
c) If Switch Aopen& B close (A=0, B=1) then Lamp will not glow, hence
Y=0.
d) If switch A & B are closed then (A=1, B=1) Lamp will not glow, hence
Y=0.
Truth Table:
Input A Input B Output Y
0 0 1
1 0 0
0 1 0
1 1 0
THE NAND GATE
Aim:
TO DESIGN AND SIMULATE THE NAND GATE CIRCUIT.
Components:
Two ideal p-n junction diode (D1 and D2), a resistance R, an ideal n-p-n
transistor.
Theory and Construction:
If we connect the output Y’of AND gate to the input of aNOT gate the
gate obtained is called NAND.
The output Y is voltage at C w.r.t. earth.
In Boolean expression,the NANDgate is expressed as Y=A.B, and is being
read as ‘A AND B negated’.The followinginterference can be easilydrawn
from the working of electrical circuit:
a) If Switch A& B open (A=0, B=0) then Lamp will glow, hence Y=1.
b) If Switch A open B closed then (A=0, B=1) Lamp glow, hence Y=1.
c) If switch A closed B open then (A=1, B=0) Lamp glow,hence Y=1.
d) If switch A & B are closed then (A=1, B=1) Lamp will not glow, hence
Y=0.
Truth Table:
Input A Input B Output Y
0 0 1
1 0 1
0 1 1
1 1 0
verification of logic gates cbse class 12

More Related Content

What's hot

Physics project on logic gate
Physics project on logic gatePhysics project on logic gate
Physics project on logic gate
Virat Prasad
 
Physics Investigatory project Class 12 Logic Gates
Physics Investigatory project Class 12 Logic GatesPhysics Investigatory project Class 12 Logic Gates
Physics Investigatory project Class 12 Logic Gates
Raghav Rathi
 
Report on-the-logic-gates
Report on-the-logic-gatesReport on-the-logic-gates
Report on-the-logic-gatesbhardubhai
 
Logic gate
Logic gateLogic gate
Logic gate
Nazim Naeem
 
Physics investigatgory project on logic gates class 12
Physics  investigatgory project on logic gates class 12Physics  investigatgory project on logic gates class 12
Physics investigatgory project on logic gates class 12
appietech
 
Physic investigatory
Physic investigatoryPhysic investigatory
Physic investigatory
Atul Kumar Rana
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
Nipun Shah
 
Class 12 Physics Investigatory Project Work, Practical- study of various logi...
Class 12 Physics Investigatory Project Work, Practical- study of various logi...Class 12 Physics Investigatory Project Work, Practical- study of various logi...
Class 12 Physics Investigatory Project Work, Practical- study of various logi...
Kendriya Vidyalaya
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
Adeel Rasheed
 
Logic Gates Class 12
Logic Gates Class 12Logic Gates Class 12
Logic Gates Class 12
RithuJ
 
Physics investigatory project
Physics investigatory projectPhysics investigatory project
Physics investigatory project
Prakhar Seth
 
Logic gates digital electronics
Logic gates digital electronicsLogic gates digital electronics
Logic gates digital electronics
AkhileshDeshmukh5
 
Digital logic gate and its application
Digital logic gate and its applicationDigital logic gate and its application
Digital logic gate and its application
Abdullah Al Masud
 
Physics investigatory project for class 12 logic gates
Physics investigatory project for class 12 logic gatesPhysics investigatory project for class 12 logic gates
Physics investigatory project for class 12 logic gates
biswanath dehuri
 
Class 12th Logic Gates
Class 12th Logic GatesClass 12th Logic Gates
Class 12th Logic Gates
Priyanka Jakhar
 
Logic gate
Logic gateLogic gate
Nand gate
Nand gateNand gate
Nand gate
hepzijustin
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Satya P. Joshi
 
Chapter 4. logic function and boolean algebra
Chapter 4. logic function and boolean algebraChapter 4. logic function and boolean algebra
Chapter 4. logic function and boolean algebra
Ashish KC
 

What's hot (20)

Physics project on logic gate
Physics project on logic gatePhysics project on logic gate
Physics project on logic gate
 
Physics Investigatory project Class 12 Logic Gates
Physics Investigatory project Class 12 Logic GatesPhysics Investigatory project Class 12 Logic Gates
Physics Investigatory project Class 12 Logic Gates
 
Report on-the-logic-gates
Report on-the-logic-gatesReport on-the-logic-gates
Report on-the-logic-gates
 
Logic gate
Logic gateLogic gate
Logic gate
 
Physics investigatgory project on logic gates class 12
Physics  investigatgory project on logic gates class 12Physics  investigatgory project on logic gates class 12
Physics investigatgory project on logic gates class 12
 
Physic investigatory
Physic investigatoryPhysic investigatory
Physic investigatory
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
 
Class 12 Physics Investigatory Project Work, Practical- study of various logi...
Class 12 Physics Investigatory Project Work, Practical- study of various logi...Class 12 Physics Investigatory Project Work, Practical- study of various logi...
Class 12 Physics Investigatory Project Work, Practical- study of various logi...
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
Logic Gates Class 12
Logic Gates Class 12Logic Gates Class 12
Logic Gates Class 12
 
Physics investigatory project
Physics investigatory projectPhysics investigatory project
Physics investigatory project
 
Logic gates digital electronics
Logic gates digital electronicsLogic gates digital electronics
Logic gates digital electronics
 
Digital logic gate and its application
Digital logic gate and its applicationDigital logic gate and its application
Digital logic gate and its application
 
Physics investigatory project for class 12 logic gates
Physics investigatory project for class 12 logic gatesPhysics investigatory project for class 12 logic gates
Physics investigatory project for class 12 logic gates
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
Class 12th Logic Gates
Class 12th Logic GatesClass 12th Logic Gates
Class 12th Logic Gates
 
Logic gate
Logic gateLogic gate
Logic gate
 
Nand gate
Nand gateNand gate
Nand gate
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
Chapter 4. logic function and boolean algebra
Chapter 4. logic function and boolean algebraChapter 4. logic function and boolean algebra
Chapter 4. logic function and boolean algebra
 

Similar to verification of logic gates cbse class 12

Physics_Investigatory_Project_on_Logic_G.pptx
Physics_Investigatory_Project_on_Logic_G.pptxPhysics_Investigatory_Project_on_Logic_G.pptx
Physics_Investigatory_Project_on_Logic_G.pptx
NitinMaurya62
 
Logic gates
Logic gatesLogic gates
Logic gates
digshant bhasin
 
PHYSICS PROJECT 12.pptx
PHYSICS PROJECT 12.pptxPHYSICS PROJECT 12.pptx
PHYSICS PROJECT 12.pptx
DronBansal
 
PHYSICS PRACTICAL PROJECT (1).pdf
PHYSICS PRACTICAL PROJECT (1).pdfPHYSICS PRACTICAL PROJECT (1).pdf
PHYSICS PRACTICAL PROJECT (1).pdf
OmChaubey7
 
SEMICONDUCTORS
SEMICONDUCTORSSEMICONDUCTORS
SEMICONDUCTORS
johnwick282673
 
solids_and_semiconductor_devices_4.ppt
solids_and_semiconductor_devices_4.pptsolids_and_semiconductor_devices_4.ppt
solids_and_semiconductor_devices_4.ppt
UmeshPatil149
 
Solids_And_Semiconductor_Devices_4.ppt
Solids_And_Semiconductor_Devices_4.pptSolids_And_Semiconductor_Devices_4.ppt
Solids_And_Semiconductor_Devices_4.ppt
JosephMuez2
 
Semiconductor Devices Class 12 Part-4
Semiconductor Devices Class 12 Part-4Semiconductor Devices Class 12 Part-4
Semiconductor Devices Class 12 Part-4Self-employed
 
Or gate
Or gateOr gate
Digital logic
Digital logicDigital logic
Digital logic
Madhu Bala
 
Physics logic gates 2
Physics logic gates 2Physics logic gates 2
Physics logic gates 2
Kirthi Kirthu
 
chapter3.pptx electrical engineering for university
chapter3.pptx electrical engineering for universitychapter3.pptx electrical engineering for university
chapter3.pptx electrical engineering for university
MidhaksaBelay
 
logic gate
logic gatelogic gate
logic gate
johnwick282673
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
DamotTesfaye
 
Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
Vivek Kumar Sinha
 
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
Fizaril Amzari Omar
 
logic gates
logic gateslogic gates
PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018
Fizaril Amzari Omar
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptx
RithinA1
 

Similar to verification of logic gates cbse class 12 (20)

Physics_Investigatory_Project_on_Logic_G.pptx
Physics_Investigatory_Project_on_Logic_G.pptxPhysics_Investigatory_Project_on_Logic_G.pptx
Physics_Investigatory_Project_on_Logic_G.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
PHYSICS PROJECT 12.pptx
PHYSICS PROJECT 12.pptxPHYSICS PROJECT 12.pptx
PHYSICS PROJECT 12.pptx
 
PHYSICS PRACTICAL PROJECT (1).pdf
PHYSICS PRACTICAL PROJECT (1).pdfPHYSICS PRACTICAL PROJECT (1).pdf
PHYSICS PRACTICAL PROJECT (1).pdf
 
SEMICONDUCTORS
SEMICONDUCTORSSEMICONDUCTORS
SEMICONDUCTORS
 
solids_and_semiconductor_devices_4.ppt
solids_and_semiconductor_devices_4.pptsolids_and_semiconductor_devices_4.ppt
solids_and_semiconductor_devices_4.ppt
 
Solids_And_Semiconductor_Devices_4.ppt
Solids_And_Semiconductor_Devices_4.pptSolids_And_Semiconductor_Devices_4.ppt
Solids_And_Semiconductor_Devices_4.ppt
 
Semiconductor Devices Class 12 Part-4
Semiconductor Devices Class 12 Part-4Semiconductor Devices Class 12 Part-4
Semiconductor Devices Class 12 Part-4
 
Or gate
Or gateOr gate
Or gate
 
Digital logic
Digital logicDigital logic
Digital logic
 
Physics logic gates 2
Physics logic gates 2Physics logic gates 2
Physics logic gates 2
 
chapter3.pptx electrical engineering for university
chapter3.pptx electrical engineering for universitychapter3.pptx electrical engineering for university
chapter3.pptx electrical engineering for university
 
logic gate
logic gatelogic gate
logic gate
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
 
Logic gates (1)
Logic gates (1)Logic gates (1)
Logic gates (1)
 
Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
 
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
 
logic gates
logic gateslogic gates
logic gates
 
PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptx
 

Recently uploaded

Azure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHatAzure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHat
Scholarhat
 
Pride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School DistrictPride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School District
David Douglas School District
 
How to Build a Module in Odoo 17 Using the Scaffold Method
How to Build a Module in Odoo 17 Using the Scaffold MethodHow to Build a Module in Odoo 17 Using the Scaffold Method
How to Build a Module in Odoo 17 Using the Scaffold Method
Celine George
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
heathfieldcps1
 
Group Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana BuscigliopptxGroup Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana Buscigliopptx
ArianaBusciglio
 
Advantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO PerspectiveAdvantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO Perspective
Krisztián Száraz
 
Digital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental DesignDigital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental Design
amberjdewit93
 
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptxChapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Mohd Adib Abd Muin, Senior Lecturer at Universiti Utara Malaysia
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
SACHIN R KONDAGURI
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
MATATAG CURRICULUM: ASSESSING THE READINESS OF ELEM. PUBLIC SCHOOL TEACHERS I...
MATATAG CURRICULUM: ASSESSING THE READINESS OF ELEM. PUBLIC SCHOOL TEACHERS I...MATATAG CURRICULUM: ASSESSING THE READINESS OF ELEM. PUBLIC SCHOOL TEACHERS I...
MATATAG CURRICULUM: ASSESSING THE READINESS OF ELEM. PUBLIC SCHOOL TEACHERS I...
NelTorrente
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 
Best Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDABest Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDA
deeptiverma2406
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
camakaiclarkmusic
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
World environment day ppt For 5 June 2024
World environment day ppt For 5 June 2024World environment day ppt For 5 June 2024
World environment day ppt For 5 June 2024
ak6969907
 
Landownership in the Philippines under the Americans-2-pptx.pptx
Landownership in the Philippines under the Americans-2-pptx.pptxLandownership in the Philippines under the Americans-2-pptx.pptx
Landownership in the Philippines under the Americans-2-pptx.pptx
JezreelCabil2
 
How to Add Chatter in the odoo 17 ERP Module
How to Add Chatter in the odoo 17 ERP ModuleHow to Add Chatter in the odoo 17 ERP Module
How to Add Chatter in the odoo 17 ERP Module
Celine George
 
The Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collectionThe Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collection
Israel Genealogy Research Association
 
The simplified electron and muon model, Oscillating Spacetime: The Foundation...
The simplified electron and muon model, Oscillating Spacetime: The Foundation...The simplified electron and muon model, Oscillating Spacetime: The Foundation...
The simplified electron and muon model, Oscillating Spacetime: The Foundation...
RitikBhardwaj56
 

Recently uploaded (20)

Azure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHatAzure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHat
 
Pride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School DistrictPride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School District
 
How to Build a Module in Odoo 17 Using the Scaffold Method
How to Build a Module in Odoo 17 Using the Scaffold MethodHow to Build a Module in Odoo 17 Using the Scaffold Method
How to Build a Module in Odoo 17 Using the Scaffold Method
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
 
Group Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana BuscigliopptxGroup Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana Buscigliopptx
 
Advantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO PerspectiveAdvantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO Perspective
 
Digital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental DesignDigital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental Design
 
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptxChapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
MATATAG CURRICULUM: ASSESSING THE READINESS OF ELEM. PUBLIC SCHOOL TEACHERS I...
MATATAG CURRICULUM: ASSESSING THE READINESS OF ELEM. PUBLIC SCHOOL TEACHERS I...MATATAG CURRICULUM: ASSESSING THE READINESS OF ELEM. PUBLIC SCHOOL TEACHERS I...
MATATAG CURRICULUM: ASSESSING THE READINESS OF ELEM. PUBLIC SCHOOL TEACHERS I...
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 
Best Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDABest Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDA
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
World environment day ppt For 5 June 2024
World environment day ppt For 5 June 2024World environment day ppt For 5 June 2024
World environment day ppt For 5 June 2024
 
Landownership in the Philippines under the Americans-2-pptx.pptx
Landownership in the Philippines under the Americans-2-pptx.pptxLandownership in the Philippines under the Americans-2-pptx.pptx
Landownership in the Philippines under the Americans-2-pptx.pptx
 
How to Add Chatter in the odoo 17 ERP Module
How to Add Chatter in the odoo 17 ERP ModuleHow to Add Chatter in the odoo 17 ERP Module
How to Add Chatter in the odoo 17 ERP Module
 
The Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collectionThe Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collection
 
The simplified electron and muon model, Oscillating Spacetime: The Foundation...
The simplified electron and muon model, Oscillating Spacetime: The Foundation...The simplified electron and muon model, Oscillating Spacetime: The Foundation...
The simplified electron and muon model, Oscillating Spacetime: The Foundation...
 

verification of logic gates cbse class 12

  • 2. PHYSICS INVESTIGATORY PROJECT SUBMITTED BY S.KIRUTHIGA Under the guidance of KENDRIYA VIDYALAYA, DHARMAPURI.
  • 3. KENDRIYA VIDYALAYA, DHARMAPURI. PHYSICS 2014-2015 BONA FIDE CERTIFICATE This is to certify that this project entitled “LOGIC GATES” is a record of bonafide work carried out by S.KIRUTHIGA in PHYSICS prescribed by Kendriya vidyalaya - Dharmapuri. ROLL NUMBER: DATE : INTERNAL EXAMINER : PRINCIPAL : EXTERNAL EXAMINER :
  • 4. DECLARATION I hereby declare that the project work entitled “LOGIC GATES” submitted to KENDRIYA VIDYALAYA, DHARMAPURI for the subject PHYSICS under the guidance of is a record of original work done by me. I further declare that this project or any part of it has not been submitted elsewhere for any other class. Class: Place: Date:
  • 5. ACKNOWLEDGEMENT I'd like to express my greatest gratitude to the people who have helped & supported me throughout my project. I’m grateful to for his continuous support for the project, from initial advice & encouragement to this day. Special thanks of mine goes to my brother who helped me in completing the project by giving interesting ideas, thoughts & made this project easy and accurate. I wish to thanks my parents for their undivided support & interest who inspired me & encouraged me to go my own way, without which I would be unable to complete my project. At last but not the least I want to thanks my friends who appreciated me for my work & motivated me and finally to God who made all the things possible…
  • 6. CONTENT  Introduction  Principle  Basic Gates  OR Gate  AND Gate  NOT Gate  NOR Gate  NAND Gate  Conclusion  Bibliography
  • 7. INTRODUCTION A gate is defined as a digital circuit which follows some logical relationship between the input and output voltages. It is a digital circuit which either allows a signal to pass through as stop, it is called a gate. The logic gates are building blocks at digital electronics. They are used in digital electronics to change on voltage level (input voltage) into another (output voltage) according to some logical statement relating them. A logic gate may have one or more inputs, but it has only one output. The relationship between the possible values of input and output voltage is expressed in the
  • 8. form of a table called truth table or table of combinations. Truth table of a Logic Gates is a table that shows all the input and output possibilities for the logic gate. George Boole in 1980 invented a different kind of algebra based on binary nature at the logic, this algebra of logic called BOOLEAN ALGEBRA. A logical statement can have only two values, such as HIGH/LOW, ON/OFF, CLOSED/OPEN, YES/NO, RIGHT/WRONG,TRUE/FALSE, CONDUCTING/NON-CONDUCTING etc. The two values of logic statements one denoted by the binary number 1 and 0. The binary number 1 is used to denote the high value. The logical statements that logic gates follow are called Boolean expressions.
  • 9. PRINCIPLE Any Boolean algebra operation can be associated with inputs and outputs represent the statements of Boolean algebra. Although these circuits may be complex, they may all be constructed from three basic devices. We have three different types of logic gates .These are the AND gate, the OR gate and the NOT gate. LOGIC STATES 1 0 HIGH LOW +v -v ON OFF CLOSE OPEN RIGHT WRONG TRUE FALSE YES NO
  • 10. BASIC GATES (a) THE OR GATE is a device that combines A with B to give Y as the result. The OR gate has two or more inputs and one output. The logic gate of OR gate with A and B input and Y output is shown below: In Boolean algebra,addition symbol (+) is referred as the OR. The Boolean expression: A+B=Y, indicates Y equals A OR B. (b) THE AND GATE is a device that combines A with B to give Y as the result. The AND gate has two or more inputs and one output. The logic gate of AND gate with A and B input and Y output is shown below:
  • 11. In Boolean algebra,multiplication sign (either x or.) is referredas the AND. The Boolean expression: A.B=Y, indicates Y equals A AND B. (C) THE NOT GATE is a device that inverts the inputs. The NOT is a one input and one output. The logic gate of NOT gate with A and Y output is shown below: In Boolean algebra,bar symbol (_ ) is referredas the NOT. The Boolean expression: Ã =Y, indicates Y equals NOT A.
  • 12. THE OR GATE Aim: To design and simulate the or gate circuit. Components: Two ideal p-n junction diode (D1 and D2). TheoryandConstruction: An OR gate can be realize by theelectronic circuit, making use of two diodes D1 and D2 as shown in the figure. Here the negative terminal of the battery is grounded and corresponds to the 0 level, and the positive terminal of the battery (i.e. voltage 5V in the present case) corresponds to level 1. The output Y is voltage at C w.r.t. earth.
  • 13. The followinginterference can be easilydrawn from the working of electrical circuit is: a) If switch A & B are open lamp do not glow (A=0, B=0), hence Y=0. b) If Switch A open B closed then (A=0, B=1) Lamp glow, hence Y=1. c) If switch A closed B open then (A=1, B=0) Lamp glow,hence Y=1. d) If switch A & B are closed then (A=1, B=1) Lamp glow,hence Y=1. Truth Table: Input A Input B Output Y 0 0 0 1 0 1 0 1 1 1 1 1
  • 14. THE AND GATE Aim: To design and simulate the and gate circuit. Components: Two ideal p-n junction diode (D1 and D2), a resistance R. Theory andConstruction: An AND gate can be realize by theelectroniccircuit, making use of two diodes D1 and D2 as shown in the figure. The resistance R is connected to the positive terminal of a 5V battery permanently. Here the negative terminal of the battery is grounded and corresponds to the 0 level, and the positive terminal of the battery (i.e. voltage 5V in the present case) corresponds to level 1. The output Y is voltage at C w.r.t. earth.
  • 15. The followingconclusions can be easily drawn from the working of electrical circuit: a) If both switches A&B are open (A=0, B=0) then lamp will not glow, hence Y=0. b) If Switch A closed & B open (A=1, B=0) then Lamp will not glow, hence Y=0. c) If switch A open & B closed (A=0, B=1) then Lamp will not glow, hence Y=0. d) If switch A & B both closed (A=1, B=1) then Lamp will glow, hence Y=1. Truth Table: Input A Input B Output Y 0 0 0 1 0 0 0 1 0 1 1 1
  • 16. THE NOT GATE Aim: TO DESIGN AND SIMULATE THE NOT GATE CIRCUIT. Components: An ideal n-p-n transistor. Theory andConstruction: A NOT gate cannot be realized byusing diodes. However an electronic circuit of NOT gate can be realized by making use of a n-p-n transistor as shown in the figure. The base B of the transistoris connected to the input A through a resistance Rband the emitter E is earthed.The collectoris connected to 5V battery. The output Y is voltage at C w.r.t. earth.
  • 17. The following conclusion can be easily drawn from the working of the electrical circuit: a) If switch A is open (i.e. A=0), the lump will glow, hence Y=1. b) If Switch A is closed (i.e. A=1), the lump will not glow, hence Y=0. Truth Table: Input A Output Y 0 1 1 0
  • 18. THE NOR GATE Aim: TO DESIGN AND SIMULATE THE NOR GATE CIRCUIT. Components: Two ideal p-n junction diode (D1 and D2), an ideal n-p-n transistor. Theory andConstruction: If we connect the output Y’ of OR gate to the input of aNOT gate the gate obtained is called NOR. The output Y is voltage at C w.r.t. earth.
  • 19. In Boolean expression,the NOR gate is expressed as Y=A+B, and is being read as ‘A OR B negated’.The followinginterference can be easilydrawn from the working of electrical circuit is: a) If Switch A& B open (A=0, B=0) then Lamp will glow, hence Y=1. b) If Switch A closed & B open (A=1, B=0) then Lamp will not glow, hence Y=0. c) If Switch Aopen& B close (A=0, B=1) then Lamp will not glow, hence Y=0. d) If switch A & B are closed then (A=1, B=1) Lamp will not glow, hence Y=0. Truth Table: Input A Input B Output Y 0 0 1 1 0 0 0 1 0 1 1 0
  • 20. THE NAND GATE Aim: TO DESIGN AND SIMULATE THE NAND GATE CIRCUIT. Components: Two ideal p-n junction diode (D1 and D2), a resistance R, an ideal n-p-n transistor. Theory and Construction: If we connect the output Y’of AND gate to the input of aNOT gate the gate obtained is called NAND. The output Y is voltage at C w.r.t. earth.
  • 21. In Boolean expression,the NANDgate is expressed as Y=A.B, and is being read as ‘A AND B negated’.The followinginterference can be easilydrawn from the working of electrical circuit: a) If Switch A& B open (A=0, B=0) then Lamp will glow, hence Y=1. b) If Switch A open B closed then (A=0, B=1) Lamp glow, hence Y=1. c) If switch A closed B open then (A=1, B=0) Lamp glow,hence Y=1. d) If switch A & B are closed then (A=1, B=1) Lamp will not glow, hence Y=0. Truth Table: Input A Input B Output Y 0 0 1 1 0 1 0 1 1 1 1 0