The document discusses performance evaluation of ECC (Elliptic Curve Cryptography) implementation on FPGA-based embedded systems using single and dual processor architectures. It explores implementing ECC using a single MicroBlaze soft processor core and a dual MicroBlaze core design with shared memory for inter-processor communication. Experimental results show the dual core design improves throughput by 3.3x over the single core design, encrypting data 3.3 times faster, but utilizes more resources and power due to the additional processor core.
An octa core processor with shared memory and message-passingeSAT Journals
Abstract This being the era of fast, high performance computing, there is the need of having efficient optimizations in the processor architecture and at the same time in memory hierarchy too. Each and every day, the advancement of applications in communication and multimedia systems are compelling to increase number of cores in the main processor viz., dual-core, quad-core, octa-core and so on. But, for enhancing the overall performance of multi processor chip, there are stringent requirements to improve inter-core synchronization. Thus, a MPSoC with 8-cores supporting both message-passing and shared-memory inter-core communication mechanisms is implemented on Virtex 5 LX110T FPGA. Each core is based on MIPS III (Microprocessor without interlocked pipelined stages) ISA, handling only integer type instructions and having six-stage pipeline with data hazard detection unit and forwarding logic. The eight processing cores and one central shared memory core are inter connected using 3x3 2-D mesh topology based Network-on-chip (NoC) with virtual channel router. The router is four stage pipelined supporting DOR X-Y routing algorithm and with round robin arbitration technique. For verification and functionality test of above fully synthesized multi core processor, matrix multiplication operation is mapped onto the above said. Partitioning and scheduling of multiple multiplications and addition for each element of resultant matrix has been done accordingly among eight cores to get maximum throughput. All the codes for processor design are written in Verilog HDL. Keywords: MPSoC, message-passing, shared memory, MIPS, ISA, wormhole router, network-on-chip, SIMD, data level parallelism, 2-D Mesh, virtual channel
LOW AREA FPGA IMPLEMENTATION OF DROMCSLA-QTL ARCHITECTURE FOR CRYPTOGRAPHIC A...IJNSA Journal
Nowadays, several techniques are implemented for the cryptosystems to provide security in communication systems. The major issues detected in conventional methods are the weakness against different attack, unacceptable data expansion, and slow performance speed. In this paper, a method Dual-port Read Only Memory-Carry Select Adder-Quantitative Trait Loci (DROM-CSLA-QTL) is introduced, which utilizes lower area than the existing method. The proposed system is implemented using DROM-CSLA, which occupies less area. The DROM-CLSA-QTL algorithm is implemented using tools such as MATLAB and Model Sim. Further for FPGA implementation, Virtex 4, Virtex 5 and Virtex 6 devices are used to determine the number of Lookup Tables (LUTs), slices, flip-flops, area and frequency. Mean, Variance and Covariance are evaluated in the MATLAB.
MULTIPLE CHOICE QUESTIONS ON COMMUNICATION PROTOCOL ENGINEERINGvtunotesbysree
This document provides information about communication protocol engineering. It begins with an introduction to communication models and their key subsystems. It then discusses network reference models and the OSI model in particular. The document covers topics like communication software, protocols, formal modeling techniques for protocols including finite state machines and Petri nets. It also discusses the phases of protocol engineering like specification, validation, implementation etc. and compares informal vs formal approaches to protocol design and development.
Automatic Synthesis and Formal Verification of Interfaces Between Incompatibl...IDES Editor
In this work, we are concerned with automatic
synthesis and formal verification of interfaces between
incompatible soft intellectual properties (IPs) for System On
Chip (SOC) design. IPs Structural and dynamic aspects are
modeled via UML2.x diagrams such as structural, timing and
Statecharts diagrams. From these diagrams, interfaces are
generated automatically between incompatible IPs following
an interface synthesis algorithm. Interfaces behaviors
verification is performed by the model checker that is
integrated in Maude language. A Maude specification
including interface specification and properties for verification
are generated automatically from UML diagrams.
Implementation and Optimization of FDTD Kernels by Using Cache-Aware Time-Ske...Serhan
The document presents a thesis on implementing and optimizing cache-aware time-skewing algorithms for FDTD kernels to reduce cache misses and processor idle time. The main goals were to generate and validate 1D and 2D FDTD codes, analyze data dependencies and loop iterations, find optimal tiling and skewing, and measure improvements in cache profiling and execution time from applying these optimizations. The results demonstrated enhancements over naive FDTD implementations and validated the effectiveness of the proposed cache-aware algorithms and time-skewing techniques.
MULTIPLE CHOICE QUESTIONS WITH ANSWERS ON NETWORK MANAGEMENT SYSTEMSvtunotesbysree
The document discusses data communication and network management. It covers topics like telephone network models, data transmission modes, OSI reference model layers, TCP/IP protocols, and more. Key points include:
- Telephone networks use a hierarchical model with switches at different levels and trunks connecting switches.
- Data can be transmitted digitally or analog, via circuit-switched, message-switched, or packet-switched modes.
- The OSI reference model defines 7 layers of protocols with physical, data link, network, transport, session, presentation and application layers.
- TCP/IP is a suite of protocols that use IP for addressing and routing and TCP or UDP for transport with TCP providing reliable connections
An octa core processor with shared memory and message-passingeSAT Journals
Abstract This being the era of fast, high performance computing, there is the need of having efficient optimizations in the processor architecture and at the same time in memory hierarchy too. Each and every day, the advancement of applications in communication and multimedia systems are compelling to increase number of cores in the main processor viz., dual-core, quad-core, octa-core and so on. But, for enhancing the overall performance of multi processor chip, there are stringent requirements to improve inter-core synchronization. Thus, a MPSoC with 8-cores supporting both message-passing and shared-memory inter-core communication mechanisms is implemented on Virtex 5 LX110T FPGA. Each core is based on MIPS III (Microprocessor without interlocked pipelined stages) ISA, handling only integer type instructions and having six-stage pipeline with data hazard detection unit and forwarding logic. The eight processing cores and one central shared memory core are inter connected using 3x3 2-D mesh topology based Network-on-chip (NoC) with virtual channel router. The router is four stage pipelined supporting DOR X-Y routing algorithm and with round robin arbitration technique. For verification and functionality test of above fully synthesized multi core processor, matrix multiplication operation is mapped onto the above said. Partitioning and scheduling of multiple multiplications and addition for each element of resultant matrix has been done accordingly among eight cores to get maximum throughput. All the codes for processor design are written in Verilog HDL. Keywords: MPSoC, message-passing, shared memory, MIPS, ISA, wormhole router, network-on-chip, SIMD, data level parallelism, 2-D Mesh, virtual channel
LOW AREA FPGA IMPLEMENTATION OF DROMCSLA-QTL ARCHITECTURE FOR CRYPTOGRAPHIC A...IJNSA Journal
Nowadays, several techniques are implemented for the cryptosystems to provide security in communication systems. The major issues detected in conventional methods are the weakness against different attack, unacceptable data expansion, and slow performance speed. In this paper, a method Dual-port Read Only Memory-Carry Select Adder-Quantitative Trait Loci (DROM-CSLA-QTL) is introduced, which utilizes lower area than the existing method. The proposed system is implemented using DROM-CSLA, which occupies less area. The DROM-CLSA-QTL algorithm is implemented using tools such as MATLAB and Model Sim. Further for FPGA implementation, Virtex 4, Virtex 5 and Virtex 6 devices are used to determine the number of Lookup Tables (LUTs), slices, flip-flops, area and frequency. Mean, Variance and Covariance are evaluated in the MATLAB.
MULTIPLE CHOICE QUESTIONS ON COMMUNICATION PROTOCOL ENGINEERINGvtunotesbysree
This document provides information about communication protocol engineering. It begins with an introduction to communication models and their key subsystems. It then discusses network reference models and the OSI model in particular. The document covers topics like communication software, protocols, formal modeling techniques for protocols including finite state machines and Petri nets. It also discusses the phases of protocol engineering like specification, validation, implementation etc. and compares informal vs formal approaches to protocol design and development.
Automatic Synthesis and Formal Verification of Interfaces Between Incompatibl...IDES Editor
In this work, we are concerned with automatic
synthesis and formal verification of interfaces between
incompatible soft intellectual properties (IPs) for System On
Chip (SOC) design. IPs Structural and dynamic aspects are
modeled via UML2.x diagrams such as structural, timing and
Statecharts diagrams. From these diagrams, interfaces are
generated automatically between incompatible IPs following
an interface synthesis algorithm. Interfaces behaviors
verification is performed by the model checker that is
integrated in Maude language. A Maude specification
including interface specification and properties for verification
are generated automatically from UML diagrams.
Implementation and Optimization of FDTD Kernels by Using Cache-Aware Time-Ske...Serhan
The document presents a thesis on implementing and optimizing cache-aware time-skewing algorithms for FDTD kernels to reduce cache misses and processor idle time. The main goals were to generate and validate 1D and 2D FDTD codes, analyze data dependencies and loop iterations, find optimal tiling and skewing, and measure improvements in cache profiling and execution time from applying these optimizations. The results demonstrated enhancements over naive FDTD implementations and validated the effectiveness of the proposed cache-aware algorithms and time-skewing techniques.
MULTIPLE CHOICE QUESTIONS WITH ANSWERS ON NETWORK MANAGEMENT SYSTEMSvtunotesbysree
The document discusses data communication and network management. It covers topics like telephone network models, data transmission modes, OSI reference model layers, TCP/IP protocols, and more. Key points include:
- Telephone networks use a hierarchical model with switches at different levels and trunks connecting switches.
- Data can be transmitted digitally or analog, via circuit-switched, message-switched, or packet-switched modes.
- The OSI reference model defines 7 layers of protocols with physical, data link, network, transport, session, presentation and application layers.
- TCP/IP is a suite of protocols that use IP for addressing and routing and TCP or UDP for transport with TCP providing reliable connections
This document summarizes a paper that proposes and evaluates the performance of a multithreaded architecture capable of exploiting both coarse-grained parallelism and fine-grained instruction-level parallelism. The architecture distributes processing across multiple processing elements connected by an interconnection network. Each processing element supports multiple concurrently executing threads by grouping instructions from different threads. The architecture introduces a distributed data structure cache to reduce network latency when accessing remote data. Simulation results indicate the architecture achieves high processor throughput and the data structure cache significantly reduces network latency.
Parallel platforms can be organized in various ways, from an ideal parallel random access machine (PRAM) to more conventional architectures. PRAMs allow concurrent access to shared memory and can be divided into subclasses based on how simultaneous memory accesses are handled. Physical parallel computers use interconnection networks to provide communication between processing elements and memory. These networks include bus-based, crossbar, multistage, and various topologies like meshes and hypercubes. Maintaining cache coherence across multiple processors is important and can be achieved using invalidate protocols, directories, and snooping.
PERFORMANCE ANALYSIS OF SHA-2 AND SHA-3 FINALISTSijcisjournal
National Institute of Science and Technology (NIST) published the first Secure Hash Standard SHA-0 in
1993 as Federal Information Processing Standard publication (FIPS PUBS) which two years later was
replaced by SHA-1 to improve the original design and added SHA-2 family by subsequent revisions of the
FIPS. Most of the widely used cryptographic hash functions are under attack today. With the need to
maintain a certain level of security, NIST had selected new cryptographic hash function through public
competition. The winning algorithm, Keccak will not only have to establish a strong security, but also has
to exhibit good performance and capability to run. In this context, we have analysed SHA-3 finalists along
with the used standard SHA-2. The performances of respective algorithms are evaluated by computing
cycles per byte. The empirical analysis shows that two SHA-3 finalists viz. Skein and BLAKE perform better
which are nearly same as the performance of SHA-2.
This document summarizes a research paper that proposes a new cache coherence protocol called Phase-Priority Based (PPB) cache coherence. PPB aims to optimize directory-based cache coherence protocols for multicore processors. It introduces the concepts of "phase" and "priority" for coherence messages to reduce unnecessary transient states and message stalling. PPB differentiates messages into inner and outer phases based on their place in the coherence transaction ordering. It also prioritizes messages in the on-chip network to improve efficiency. Analysis shows PPB outperforms traditional MESI, reducing transient states and stalls by up to 24% with a 7.4% speedup.
This document discusses enhancing cache coherent architectures for manycore embedded systems by taking advantage of regular memory access patterns. It proposes adding pattern storage and detection capabilities to cores to reduce coherence traffic. Called CoCCA (Codesigned Cache Coherent Architecture), it modifies the baseline cache coherence protocol to allow speculative fetching of cache lines according to detected patterns, defined during compilation. This could improve scalability over the baseline approach by reducing traffic from repetitive accesses to shared data following predictable patterns.
Porting MPEG-2 files on CerberO, a framework for FPGA based MPSocadnanfaisal
1. The document discusses porting an MPEG-2 video encoding application to run in parallel on the CerberO multiprocessor architecture.
2. CerberO addresses limitations of other multiprocessor systems through its synchronization engine and thread scheduling capabilities.
3. The students parallelized the motion estimation and discrete cosine transform stages of MPEG-2 encoding and implemented shared memory and threading models to run the application across multiple processors.
ERROR PERFORMANCE ANALYSIS USING COOPERATIVE CONTENTION-BASED ROUTING IN WIRE...IJCSEIT Journal
In Wireless Ad hoc network, cooperation of nodes can be achieved by more interactions at higher protocol
layers, particularly the MAC (Medium Access Control) and network layers play vital role. MAC facilitates
a routing protocol based on position location of nodes at network layer specially known as Beacon-less
geographic routing (BLGR) using Contention-based selection process. This paper proposes two levels of
cross-layer framework -a MAC network cross-layer design for forwarder selection (or routing) and a
MAC-PHY for relay selection. Wireless networks suffers huge number of communication at the same time
leads to increase in collision and energy consumption; hence focused on new Contention access method
that uses a dynamical change of channel access probability which can reduce the number of contention
times and collisions. Simulation result demonstrates the best Relay selection and the comparative of direct
mode with the cooperative networks. And also demonstrates the Performance evaluation of contention
probability with Collision avoidance.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
This document discusses database system architectures and distributed database systems. It covers transaction server systems, distributed database definitions, promises of distributed databases, complications introduced, and design issues. It also provides examples of horizontal and vertical data fragmentation and discusses parallel database architectures, components, and data partitioning techniques.
IRJET- Chatbot Using Gated End-to-End Memory NetworksIRJET Journal
The document describes a proposed chatbot system that uses a gated end-to-end memory network model for hospital appointment booking. The model is trained on dialog data consisting of user utterances and bot responses related to booking appointments. It uses an attention mechanism over the dialog memory to select relevant parts of the conversation. The model is trained end-to-end to dynamically regulate interactions with the memory. Experiments show it can handle new combinations of fields when booking appointments in a simulated hospital reservation scenario.
Design of an Efficient Communication Protocol for 3d Interconnection NetworkIJMTST Journal
Three-dimensional integrated circuits (3D ICs) provide better device integration, reduced signal delay and reduced interconnect power. They additionally give better layout flexibility by permitting heterogeneous integration, by taking the advantage of intrinsic capability of reducing the wire length in 3D ICs, 3D NOC Bus Hybrid mesh layout was suggested. This layout provides an apparently significant stage to implement economical multicast routings for 3D networks-on-chip. A unique multicast partitioning and routing strategy for the 3D NOC-Bus Hybrid mesh architectures to improve the system performance and to decrease the power consumption is being proposed. The planned design exploits the useful attribute of a single-hop (bus-based) interlayer communication of the 3D stacked mesh design to supply superior hardware multicast support. Finally customized partitioning approach and an effective routing method is given to decrease the average hop count and network latency. Compared to the recently designed 3D NOC architectures being capable of supporting hardware multicasting, huge simulations with traffic profiles reveals design exploitation, which is the planned multicast routing strategy will facilitate significant performance enhancements.
This document discusses parallel processing concepts including:
1. Parallel computing involves simultaneously using multiple processing elements to solve problems faster than a single processor. Common parallel platforms include shared-memory and message-passing architectures.
2. Key considerations for parallel platforms include the control structure for specifying parallel tasks, communication models, and physical organization including interconnection networks.
3. Scalable design principles for parallel systems include avoiding single points of failure, pushing work away from the core, and designing for maintenance and automation. Common parallel architectures include N-wide superscalar, which can dispatch N instructions per cycle, and multi-core which places multiple cores on a single processor socket.
Hardback solution to accelerate multimedia computation through mgp in cmpeSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Secure Checkpointing Approach for Mobile Environmentidescitation
The document describes a secure checkpointing approach for mobile environments. It proposes using elliptic curve cryptography combined with checkpointing to provide a low overhead, secure, fault tolerant system. Key points:
- Checkpointing is used to save system states to allow recovery from failures. Elliptic curve cryptography provides security by encrypting communication and generating digital signatures.
- The approach shifts cryptographic calculations to base stations to reduce mobile node overhead. Checkpoints and recovery information are stored at base stations.
- Mobile nodes save checkpoints and transfer them to the current base station they are connected to. A recovery algorithm allows processes to rollback and resume from the last saved checkpoint if a failure occurs.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
COMPARATIVE STUDY OF CAN, PASTRY, KADEMLIA AND CHORD DHTS ijp2p
Peer-to-Peer (P2P) systems allow decentralization, sharing of all the resources of a network with direct
communication and collaboration between nodes. There are three main families of P2P networks: the
centralized architecture, the decentralized architecture that can be structured or unstructured and the
hybrid architecture. Today, there are several implementations for structured decentralized architectures.
This implies that the insertion and search algorithms are different. Among them we have; Chord, Pastry,
Kademlia, CAN(Content Addressable Network) . The choice of these DHTs (Distributed Hash Table) for an
application is made on the basis of their performances. Studies of each of these DHTs mentioned have been
done, proving their performance. But a comparative study of the four DHTs Chord, Pastry, CAN, Kademlia
has not been clearly addressed by previous works. In this paper, we have conducted a comparative
theoretical study of the DHTs Chord, Pastry, CAN, Kademlia. Then, by simulation, we have evaluated the
performances in terms of latency, number of hops and number of transmitted messages. Our study clearly
shows the differences between mathematically established performance and actual performance in an
environment with less restriction. This analysis was made from the data obtained by using the simple
network layer of the PeerfactSim simulator. This simulator abstracts the different network layers, which
gives the advantage of testing the performances with reasonable accuracy. The use of the single network
layer can be considered an ideal case because the node searches are done locally
Artigo descreve a descoberta do exoplaneta HATS-6b, um exoplaneta parecido com Saturno, porém pesado como Júpiter ao redor de uma estrela anã-M, o tipo de estrela mais abundante na nossa galáxia.
Prilby na bicykel ALPINA - modely 2013. Široká ponuka značkových pretekárskych cykloprilieb, turistických prilieb, na cestné aj horské bicykle. Ko každý rok, aj tento rok prináša ALPINA niekoľo noviniek v modelovej rade prilieb na bicykle aj v použitých technológiách. Pozrite si prezentáciu nových modelov. Z cykloprilieb ALPINA si vyberie každý.
Este documento describe cómo elaborar rúbricas para la evaluación educativa. Explica que las rúbricas son herramientas que definen los niveles de desempeño de los estudiantes en un aspecto determinado. Detalla los tipos de rúbricas, el proceso para elaborarlas, sus ventajas y desventajas. Además, lista algunas herramientas web para crear e-rúbricas de forma digital.
This document summarizes a paper that proposes and evaluates the performance of a multithreaded architecture capable of exploiting both coarse-grained parallelism and fine-grained instruction-level parallelism. The architecture distributes processing across multiple processing elements connected by an interconnection network. Each processing element supports multiple concurrently executing threads by grouping instructions from different threads. The architecture introduces a distributed data structure cache to reduce network latency when accessing remote data. Simulation results indicate the architecture achieves high processor throughput and the data structure cache significantly reduces network latency.
Parallel platforms can be organized in various ways, from an ideal parallel random access machine (PRAM) to more conventional architectures. PRAMs allow concurrent access to shared memory and can be divided into subclasses based on how simultaneous memory accesses are handled. Physical parallel computers use interconnection networks to provide communication between processing elements and memory. These networks include bus-based, crossbar, multistage, and various topologies like meshes and hypercubes. Maintaining cache coherence across multiple processors is important and can be achieved using invalidate protocols, directories, and snooping.
PERFORMANCE ANALYSIS OF SHA-2 AND SHA-3 FINALISTSijcisjournal
National Institute of Science and Technology (NIST) published the first Secure Hash Standard SHA-0 in
1993 as Federal Information Processing Standard publication (FIPS PUBS) which two years later was
replaced by SHA-1 to improve the original design and added SHA-2 family by subsequent revisions of the
FIPS. Most of the widely used cryptographic hash functions are under attack today. With the need to
maintain a certain level of security, NIST had selected new cryptographic hash function through public
competition. The winning algorithm, Keccak will not only have to establish a strong security, but also has
to exhibit good performance and capability to run. In this context, we have analysed SHA-3 finalists along
with the used standard SHA-2. The performances of respective algorithms are evaluated by computing
cycles per byte. The empirical analysis shows that two SHA-3 finalists viz. Skein and BLAKE perform better
which are nearly same as the performance of SHA-2.
This document summarizes a research paper that proposes a new cache coherence protocol called Phase-Priority Based (PPB) cache coherence. PPB aims to optimize directory-based cache coherence protocols for multicore processors. It introduces the concepts of "phase" and "priority" for coherence messages to reduce unnecessary transient states and message stalling. PPB differentiates messages into inner and outer phases based on their place in the coherence transaction ordering. It also prioritizes messages in the on-chip network to improve efficiency. Analysis shows PPB outperforms traditional MESI, reducing transient states and stalls by up to 24% with a 7.4% speedup.
This document discusses enhancing cache coherent architectures for manycore embedded systems by taking advantage of regular memory access patterns. It proposes adding pattern storage and detection capabilities to cores to reduce coherence traffic. Called CoCCA (Codesigned Cache Coherent Architecture), it modifies the baseline cache coherence protocol to allow speculative fetching of cache lines according to detected patterns, defined during compilation. This could improve scalability over the baseline approach by reducing traffic from repetitive accesses to shared data following predictable patterns.
Porting MPEG-2 files on CerberO, a framework for FPGA based MPSocadnanfaisal
1. The document discusses porting an MPEG-2 video encoding application to run in parallel on the CerberO multiprocessor architecture.
2. CerberO addresses limitations of other multiprocessor systems through its synchronization engine and thread scheduling capabilities.
3. The students parallelized the motion estimation and discrete cosine transform stages of MPEG-2 encoding and implemented shared memory and threading models to run the application across multiple processors.
ERROR PERFORMANCE ANALYSIS USING COOPERATIVE CONTENTION-BASED ROUTING IN WIRE...IJCSEIT Journal
In Wireless Ad hoc network, cooperation of nodes can be achieved by more interactions at higher protocol
layers, particularly the MAC (Medium Access Control) and network layers play vital role. MAC facilitates
a routing protocol based on position location of nodes at network layer specially known as Beacon-less
geographic routing (BLGR) using Contention-based selection process. This paper proposes two levels of
cross-layer framework -a MAC network cross-layer design for forwarder selection (or routing) and a
MAC-PHY for relay selection. Wireless networks suffers huge number of communication at the same time
leads to increase in collision and energy consumption; hence focused on new Contention access method
that uses a dynamical change of channel access probability which can reduce the number of contention
times and collisions. Simulation result demonstrates the best Relay selection and the comparative of direct
mode with the cooperative networks. And also demonstrates the Performance evaluation of contention
probability with Collision avoidance.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
This document discusses database system architectures and distributed database systems. It covers transaction server systems, distributed database definitions, promises of distributed databases, complications introduced, and design issues. It also provides examples of horizontal and vertical data fragmentation and discusses parallel database architectures, components, and data partitioning techniques.
IRJET- Chatbot Using Gated End-to-End Memory NetworksIRJET Journal
The document describes a proposed chatbot system that uses a gated end-to-end memory network model for hospital appointment booking. The model is trained on dialog data consisting of user utterances and bot responses related to booking appointments. It uses an attention mechanism over the dialog memory to select relevant parts of the conversation. The model is trained end-to-end to dynamically regulate interactions with the memory. Experiments show it can handle new combinations of fields when booking appointments in a simulated hospital reservation scenario.
Design of an Efficient Communication Protocol for 3d Interconnection NetworkIJMTST Journal
Three-dimensional integrated circuits (3D ICs) provide better device integration, reduced signal delay and reduced interconnect power. They additionally give better layout flexibility by permitting heterogeneous integration, by taking the advantage of intrinsic capability of reducing the wire length in 3D ICs, 3D NOC Bus Hybrid mesh layout was suggested. This layout provides an apparently significant stage to implement economical multicast routings for 3D networks-on-chip. A unique multicast partitioning and routing strategy for the 3D NOC-Bus Hybrid mesh architectures to improve the system performance and to decrease the power consumption is being proposed. The planned design exploits the useful attribute of a single-hop (bus-based) interlayer communication of the 3D stacked mesh design to supply superior hardware multicast support. Finally customized partitioning approach and an effective routing method is given to decrease the average hop count and network latency. Compared to the recently designed 3D NOC architectures being capable of supporting hardware multicasting, huge simulations with traffic profiles reveals design exploitation, which is the planned multicast routing strategy will facilitate significant performance enhancements.
This document discusses parallel processing concepts including:
1. Parallel computing involves simultaneously using multiple processing elements to solve problems faster than a single processor. Common parallel platforms include shared-memory and message-passing architectures.
2. Key considerations for parallel platforms include the control structure for specifying parallel tasks, communication models, and physical organization including interconnection networks.
3. Scalable design principles for parallel systems include avoiding single points of failure, pushing work away from the core, and designing for maintenance and automation. Common parallel architectures include N-wide superscalar, which can dispatch N instructions per cycle, and multi-core which places multiple cores on a single processor socket.
Hardback solution to accelerate multimedia computation through mgp in cmpeSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Secure Checkpointing Approach for Mobile Environmentidescitation
The document describes a secure checkpointing approach for mobile environments. It proposes using elliptic curve cryptography combined with checkpointing to provide a low overhead, secure, fault tolerant system. Key points:
- Checkpointing is used to save system states to allow recovery from failures. Elliptic curve cryptography provides security by encrypting communication and generating digital signatures.
- The approach shifts cryptographic calculations to base stations to reduce mobile node overhead. Checkpoints and recovery information are stored at base stations.
- Mobile nodes save checkpoints and transfer them to the current base station they are connected to. A recovery algorithm allows processes to rollback and resume from the last saved checkpoint if a failure occurs.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
COMPARATIVE STUDY OF CAN, PASTRY, KADEMLIA AND CHORD DHTS ijp2p
Peer-to-Peer (P2P) systems allow decentralization, sharing of all the resources of a network with direct
communication and collaboration between nodes. There are three main families of P2P networks: the
centralized architecture, the decentralized architecture that can be structured or unstructured and the
hybrid architecture. Today, there are several implementations for structured decentralized architectures.
This implies that the insertion and search algorithms are different. Among them we have; Chord, Pastry,
Kademlia, CAN(Content Addressable Network) . The choice of these DHTs (Distributed Hash Table) for an
application is made on the basis of their performances. Studies of each of these DHTs mentioned have been
done, proving their performance. But a comparative study of the four DHTs Chord, Pastry, CAN, Kademlia
has not been clearly addressed by previous works. In this paper, we have conducted a comparative
theoretical study of the DHTs Chord, Pastry, CAN, Kademlia. Then, by simulation, we have evaluated the
performances in terms of latency, number of hops and number of transmitted messages. Our study clearly
shows the differences between mathematically established performance and actual performance in an
environment with less restriction. This analysis was made from the data obtained by using the simple
network layer of the PeerfactSim simulator. This simulator abstracts the different network layers, which
gives the advantage of testing the performances with reasonable accuracy. The use of the single network
layer can be considered an ideal case because the node searches are done locally
Artigo descreve a descoberta do exoplaneta HATS-6b, um exoplaneta parecido com Saturno, porém pesado como Júpiter ao redor de uma estrela anã-M, o tipo de estrela mais abundante na nossa galáxia.
Prilby na bicykel ALPINA - modely 2013. Široká ponuka značkových pretekárskych cykloprilieb, turistických prilieb, na cestné aj horské bicykle. Ko každý rok, aj tento rok prináša ALPINA niekoľo noviniek v modelovej rade prilieb na bicykle aj v použitých technológiách. Pozrite si prezentáciu nových modelov. Z cykloprilieb ALPINA si vyberie každý.
Este documento describe cómo elaborar rúbricas para la evaluación educativa. Explica que las rúbricas son herramientas que definen los niveles de desempeño de los estudiantes en un aspecto determinado. Detalla los tipos de rúbricas, el proceso para elaborarlas, sus ventajas y desventajas. Además, lista algunas herramientas web para crear e-rúbricas de forma digital.
Dokumen tersebut membahas berbagai dampak merokok bagi kesehatan, termasuk meningkatkan risiko penyakit seperti kanker dan penyakit jantung, serta cara-cara untuk berhenti merokok agar dapat mengurangi risiko tersebut.
Senior Healthcare Consultant (Geriatric) class at Piedmont Hospitalsnomadicnurse
The first of a 2-day class on Geriatric issues for nursing staff at all 4 Piedmont hospitals funded by a HRSA Comprehensive Geriatric Education Grant 2009-2012.
Dokumen tersebut membahas berbagai dampak merokok bagi kesehatan, termasuk meningkatkan risiko penyakit seperti kanker dan penyakit jantung, serta cara-cara untuk berhenti merokok agar dapat mengurangi risiko tersebut.
Emergency Department and Outpatient Senior Healthcare Consultant Coursenomadicnurse
The one day course provided by Piedmont Hospital of ED and outpatient nursing staff on Geriatric Patient care issues. Funded by the HRSA Comprehensive Geriatric Education Grant.
A new age beauty, spa and salon had to differentiate itself in the market. Eyecatch, the brand strategy and design agency crafted the marketing and promotion strategy for Sensess.
An area and power efficient on chip communication architectures for image enc...eSAT Publishing House
1. The document describes two area and power efficient on-chip communication architectures proposed for image encryption and decryption using a single soft processor (MicroBlaze) on an FPGA.
2. The architectures are implemented using Xilinx Platform Studio on a Spartan6 FPGA. One is based on a Processor Local Bus and the other on an AMBA AXI interconnect.
3. The designs consume low power (0.67W) and occupy only 19% of FPGA resources. Experimental results show encryption and decryption of images takes 45 seconds.
First phase slide presentation on "ANALYZING THE EFFECTIVENESS OF THE ADVANCE...Nikhil Jain
This document outlines a project that aims to improve the performance of the Advanced Encryption Standard (AES) algorithm by implementing it using multicore processors and OpenMP parallel programming. It discusses limitations of existing single-core AES implementations including long execution times for large data files. The proposed methodology is to assign blocks of an input file to different processor cores for parallel encryption/decryption. Hardware requirements of a multicore processor, RAM, and software including JDK and Eclipse are listed. A literature review covers past work on parallelizing AES using strategies like divide-and-conquer and extending block sizes. The expected result is reduced execution time for AES when implemented in a multicore versus single-core system.
Accelerating Real Time Applications on Heterogeneous PlatformsIJMER
In this paper we describe about the novel implementations of depth estimation from a stereo
images using feature extraction algorithms that run on the graphics processing unit (GPU) which is
suitable for real time applications like analyzing video in real-time vision systems. Modern graphics
cards contain large number of parallel processors and high-bandwidth memory for accelerating the
processing of data computation operations. In this paper we give general idea of how to accelerate the
real time application using heterogeneous platforms. We have proposed to use some added resources to
grasp more computationally involved optimization methods. This proposed approach will indirectly
accelerate a database by producing better plan quality.
Synopsis on "ANALYZING THE EFFECTIVENESS OF THE ADVANCED ENCRYPTION STANDARD ...Nikhil Jain
To implement and improve the performance of Advanced Encryption Standard algorithm by using multicore systems and OpenMP API extracting as much parallelism as possible from the algorithm in parallel implementation approach.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Performance analysis and implementation of modified sdm based noc for mpsoc o...eSAT Journals
Abstract To meet todays demanding requirements lowpower consumption, high performance while maintaing flexibility and scalability,
system-On-Chip will combine several number of processors cores and other IPs with network-On-chip. To implement NoC based
MPSoC on an FPGA, NoCs should provide guaranteed services and be run-time reconfigurable. Current TDM and SDM based
NoCs takes more area and would not support run-time reconfiguration. This paper presents modified spatial division multiplexing
based NoC on FPGA, in this we have modified complex network interface and proposed flexible network interface and efficient
SDM based NoC.This architecture explored feasibility of connection requirements from IP cores during run-time.
Keywords: NoC, MPSoC, FPGA, NoCs, SDM Based NoC
HYBRID MODEL IN THE BLOCK CIPHER APPLICATIONS FOR HIGH-SPEED COMMUNICATIONS N...IJCNCJournal
The article proposes two different designs for the new block cipher algorithm of 128-bit block size and key lengths of 128-bit or 192-bit or 256-bit. The basic cipher round is designed in a parallel model to help improve the encryption/decryption speed. The differences of this design compared to the previous one
developed on Switchable Data Dependent Operations (SDDOs) lies in the hybrid of the controlled elements (CEs) in the structure. Each design has a specific strength that makes the selection more compatible with the objectives of each particular application. The designs all meet the high security standards and possess the ability to fight off the attacks currently known. The designs match the limited environment of the wireless network by integrating effectively when implemented on Field-programmable gate array (FPGA) with both iterative and pipeline architectures for high effective integration.
HYBRID MODEL IN THE BLOCK CIPHER APPLICATIONS FOR HIGH-SPEED COMMUNICATIONS N...IJCNCJournal
The article proposes two different designs for the new block cipher algorithm of 128-bit block size and key lengths of 128-bit or 192-bit or 256-bit. The basic cipher round is designed in a parallel model to help improve the encryption/decryption speed. The differences of this design compared to the previous one developed on Switchable Data Dependent Operations (SDDOs) lies in the hybrid of the controlled elements (CEs) in the structure. Each design has a specific strength that makes the selection more compatible with
the objectives of each particular application. The designs all meet the high security standards and possess the ability to fight off the attacks currently known. The designs match the limited environment of the wireless network by integrating effectively when implemented on Field-programmable gate array (FPGA) with both iterative and pipeline architectures for high effective integration.
Designing of telecommand system using system on chip soc for spacecraft contr...IAEME Publication
The emerging developments in semiconductor technology have made possible to design
entire system onto a single chip, commonly known as System-On-Chip (SoC). The increase in Space
System‘s capabilities by the On-board data processing capabilities can be overcome by optimizing
the SoCs to provide cost effective, high performance, and reliable data. This is achieved by
embedding pre-designed functions into a single SoC, which utilizes specialized reusable core (IP
cores) architecture into complex chip. This paper is concerned with the design of Telecommand
system for transfer of signals from ground station to space station by the integration of SRAM (Static
Random Access Memory), ARM (Advanced RISC Machine) Processor, EDAC unit (Error Detection
and Correction) and CCSDS (Consultative Committee for Space Data System) decoder system. In
this paper we designed the Telecommand SoC by using Verilog code. The implementations have
been done using XILINX FPGA platform and the functionality of the system is verified using
Modelsim simulation. The results are analyzed for SPARTAN 3E device and ARM board and two
devices are being controlled by the signal transfer.
Designing of telecommand system using system on chip soc for spacecraft contr...IAEME Publication
This document describes the design of a telecommand system using a System on Chip (SoC) for spacecraft control applications. It involves integrating various components onto a single chip, including SRAM, an ARM processor, and an Error Detection and Correction (EDAC) unit. The telecommand data is received and stored in the SRAM. The EDAC unit uses a Hamming code to detect and correct any errors in the data before it is processed by the ARM processor. The processor then collects onboard data signals and produces the output result. Verilog code is used to design the SoC, which is implemented and tested on a Xilinx FPGA platform and ARM board. The SoC allows two devices to be controlled by
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKSijngnjournal
As the demand for high speed Internet significantly increasing to meet the requirement of large data transfers, real-time communication and High Definition ( HD) multimedia transfer over IP, the IP based network products architecture must evolve and change. Application specific processors require high
performance, low power and high degree of programmability is the limitation in many general processor based applications. This paper describes the design of Ethernet packet processor for system-on-chip (SoC) which performs all core packet processing functions, including segmentation and reassembly, packetization classification, route and queue management which will speedup switching/routing performance making it
more suitable for Next Generation Networks (NGN). Ethernet packet processor design can be configured for use with multiple projects targeted to a FPGA device the system is designed to support 1/10/20/40/100 Gigabit links with a speed and performance advantage. VHDL has been used to implement and simulated the required functions in FPGA
This document presents benchmarks to analyze the memory subsystem performance of multicore processors from AMD and Intel. The benchmarks measure latency and bandwidth for different cache coherence states and locations in the memory hierarchy. Testing was done on dual-socket systems using AMD Opteron 2300 (Shanghai) and Intel Xeon 5500 (Nehalem-EP) quad-core processors. Results show significant performance differences driven by each processor's distinct cache architecture and coherence protocol implementations.
AFFECT OF PARALLEL COMPUTING ON MULTICORE PROCESSORScscpconf
Our main aim of research is to find the limit of Amdahl's Law for multicore processors, to make number of cores giving more efficiency to overall architecture of the CMP(Chip Multi
Processor a.k.a. Multicore Processor). As it is expected this limit will be in the architecture of Multicore Processor, or in the programming. We surveyed the architecture of the Multicore
processors of various chip manufacturers namely INTEL™, AMD™, IBM™ etc., and the various techniques there followed in, for improving the performance of the Multicore
Processors. We conducted cluster experiments to find this limit. In this paper we propose an alternate design of Multicore processor based on the results of our cluster experiment.
Affect of parallel computing on multicore processorscsandit
Our main aim of research is to find the limit of Amdahl's Law for multicore processors, to make
number of cores giving more efficiency to overall architecture of the CMP(Chip Multi
Processor a.k.a. Multicore Processor). As it is expected this limit will be in the architecture of
Multicore Processor, or in the programming. We surveyed the architecture of the Multicore
processors of various chip manufacturers namely INTEL™, AMD™, IBM™ etc., and the
various techniques there followed in, for improving the performance of the Multicore
Processors.
We conducted cluster experiments to find this limit. In this paper we propose an alternate design
of Multicore processor based on the results of our cluster experiment.
This document summarizes a research paper that designed and implemented a Quality of Security Service (QoSS)-compliant Advanced Encryption Standard (AES) processor for use in multimedia applications. The processor uses a reconfigurable architecture that can provide up to 12 different AES cipher schemes with reasonable hardware costs. It allows users to specify security requirements through a security vector. Evaluation showed the QoSS-AES processor can provide high security for multimedia communications like MPEG video with low latency. Implementation on FPGAs demonstrated competitive speed, area and power performance compared to other FPGA-based AES designs.
LOW AREA FPGA IMPLEMENTATION OF DROMCSLA-QTL ARCHITECTURE FOR CRYPTOGRAPHIC A...IJNSA Journal
Nowadays, several techniques are implemented for the cryptosystems to provide security in communication
systems. The major issues detected in conventional methods are the weakness against different attack,
unacceptable data expansion, and slow performance speed. In this paper, a method Dual-port Read Only
Memory-Carry Select Adder-Quantitative Trait Loci (DROM-CSLA-QTL) is introduced, which utilizes
lower area than the existing method. The proposed system is implemented using DROM-CSLA, which
occupies less area. The DROM-CLSA-QTL algorithm is implemented using tools such as MATLAB and
Model Sim. Further for FPGA implementation, Virtex 4, Virtex 5 and Virtex 6 devices are used to
determine the number of Lookup Tables (LUTs), slices, flip-flops, area and frequency. Mean, Variance and
Covariance are evaluated in the MATLAB.
Network Processing on an SPE Core in Cell Broadband EngineTMSlide_N
This document discusses implementing network processing on a Synergistic Processing Element (SPE) core in a Cell Broadband Engine. The key points are:
1) A network interface driver and small protocol stack were implemented on a single SPE to avoid bottlenecks from using the general purpose PowerPC core for network processing.
2) Network processing was able to achieve near wire-speed performance of 8.5 Gbps for TCP and almost wire-speed for UDP, requiring no assistance from the PowerPC core during data transfer.
3) Dedicating an SPE core for network processing can help resolve performance issues from high-speed network interfaces by offloading the processing costs from the general purpose core.
With increasing technology development in field of communication and Electronic devices, there is a need for better security service for information transfer in Medical Sectors, Banking, Financial and in other IoT applications etc. Fight against security attacks is of prime importance. Through Cryptographic techniques we can provide Authenticity as well as Confidentiality for the user data. In this paper, hardware implementation has been described for a real-time application of speech data encryption and decryption using AES algorithm along with the speech recognition using cross correlation technique. Verilog programming environment is used for AES cryptography whereas MATLAB is used for Speech recognition. ASIC design on AES core is implemented using Cadence tools. Number of gates, area and power used by AES core design has been drastically reduced by specifying wide range of constraints during front end designing. In Backend designing, layout of AES design, which is the physical geometric representation is also developed.
Identifying the Performance Efficiency Of Attribute Based Encryption With Sec...IJSRD
Attribute-based encryption (ABE) can be used for the encryption of data with attributes and logs. Instead of encrypting each part of a log with the keys of all recipients, it is possible to encrypt the log only with attributes which match recipient’s attributes. This primitive can also be used for broadcast encryption in order to decrease the number of keys used. Here the access control will be given with the keys and the attributes. The outsourcing computation cost will be comparatively less when compared to the existing system. The data will be shared between the two users if and only if the key matches. In addition, for the first time, we propose an outsourced ABE construction which provides check ability of the outsourced computation results in an efficient way. The performance analysis has been proven this method to be more secured.
Biomedical image transmission based on Modified feistal algorithmijcsit
This document presents a high-performance hardware implementation of a biomedical image encryption system using a modified Feistal algorithm. The encryption algorithm is based on DES with a novel key scheduling technique. The encrypted images are unintelligible but have high clarity when decrypted. The system is implemented on an FPGA and achieves an encryption rate of 35.5 Gbit/s. It uses different keys each clock cycle, making the encrypted images very difficult to break.
Similar to Performance evaluation of ecc in single and multi( eliptic curve) (20)
LAND USE LAND COVER AND NDVI OF MIRZAPUR DISTRICT, UPRAHUL
This Dissertation explores the particular circumstances of Mirzapur, a region located in the
core of India. Mirzapur, with its varied terrains and abundant biodiversity, offers an optimal
environment for investigating the changes in vegetation cover dynamics. Our study utilizes
advanced technologies such as GIS (Geographic Information Systems) and Remote sensing to
analyze the transformations that have taken place over the course of a decade.
The complex relationship between human activities and the environment has been the focus
of extensive research and worry. As the global community grapples with swift urbanization,
population expansion, and economic progress, the effects on natural ecosystems are becoming
more evident. A crucial element of this impact is the alteration of vegetation cover, which plays a
significant role in maintaining the ecological equilibrium of our planet.Land serves as the foundation for all human activities and provides the necessary materials for
these activities. As the most crucial natural resource, its utilization by humans results in different
'Land uses,' which are determined by both human activities and the physical characteristics of the
land.
The utilization of land is impacted by human needs and environmental factors. In countries
like India, rapid population growth and the emphasis on extensive resource exploitation can lead
to significant land degradation, adversely affecting the region's land cover.
Therefore, human intervention has significantly influenced land use patterns over many
centuries, evolving its structure over time and space. In the present era, these changes have
accelerated due to factors such as agriculture and urbanization. Information regarding land use and
cover is essential for various planning and management tasks related to the Earth's surface,
providing crucial environmental data for scientific, resource management, policy purposes, and
diverse human activities.
Accurate understanding of land use and cover is imperative for the development planning
of any area. Consequently, a wide range of professionals, including earth system scientists, land
and water managers, and urban planners, are interested in obtaining data on land use and cover
changes, conversion trends, and other related patterns. The spatial dimensions of land use and
cover support policymakers and scientists in making well-informed decisions, as alterations in
these patterns indicate shifts in economic and social conditions. Monitoring such changes with the
help of Advanced technologies like Remote Sensing and Geographic Information Systems is
crucial for coordinated efforts across different administrative levels. Advanced technologies like
Remote Sensing and Geographic Information Systems
9
Changes in vegetation cover refer to variations in the distribution, composition, and overall
structure of plant communities across different temporal and spatial scales. These changes can
occur natural.
The chapter Lifelines of National Economy in Class 10 Geography focuses on the various modes of transportation and communication that play a vital role in the economic development of a country. These lifelines are crucial for the movement of goods, services, and people, thereby connecting different regions and promoting economic activities.
Philippine Edukasyong Pantahanan at Pangkabuhayan (EPP) CurriculumMJDuyan
(𝐓𝐋𝐄 𝟏𝟎𝟎) (𝐋𝐞𝐬𝐬𝐨𝐧 𝟏)-𝐏𝐫𝐞𝐥𝐢𝐦𝐬
𝐃𝐢𝐬𝐜𝐮𝐬𝐬 𝐭𝐡𝐞 𝐄𝐏𝐏 𝐂𝐮𝐫𝐫𝐢𝐜𝐮𝐥𝐮𝐦 𝐢𝐧 𝐭𝐡𝐞 𝐏𝐡𝐢𝐥𝐢𝐩𝐩𝐢𝐧𝐞𝐬:
- Understand the goals and objectives of the Edukasyong Pantahanan at Pangkabuhayan (EPP) curriculum, recognizing its importance in fostering practical life skills and values among students. Students will also be able to identify the key components and subjects covered, such as agriculture, home economics, industrial arts, and information and communication technology.
𝐄𝐱𝐩𝐥𝐚𝐢𝐧 𝐭𝐡𝐞 𝐍𝐚𝐭𝐮𝐫𝐞 𝐚𝐧𝐝 𝐒𝐜𝐨𝐩𝐞 𝐨𝐟 𝐚𝐧 𝐄𝐧𝐭𝐫𝐞𝐩𝐫𝐞𝐧𝐞𝐮𝐫:
-Define entrepreneurship, distinguishing it from general business activities by emphasizing its focus on innovation, risk-taking, and value creation. Students will describe the characteristics and traits of successful entrepreneurs, including their roles and responsibilities, and discuss the broader economic and social impacts of entrepreneurial activities on both local and global scales.
A Visual Guide to 1 Samuel | A Tale of Two HeartsSteve Thomason
These slides walk through the story of 1 Samuel. Samuel is the last judge of Israel. The people reject God and want a king. Saul is anointed as the first king, but he is not a good king. David, the shepherd boy is anointed and Saul is envious of him. David shows honor while Saul continues to self destruct.
This presentation was provided by Racquel Jemison, Ph.D., Christina MacLaughlin, Ph.D., and Paulomi Majumder. Ph.D., all of the American Chemical Society, for the second session of NISO's 2024 Training Series "DEIA in the Scholarly Landscape." Session Two: 'Expanding Pathways to Publishing Careers,' was held June 13, 2024.
Leveraging Generative AI to Drive Nonprofit InnovationTechSoup
In this webinar, participants learned how to utilize Generative AI to streamline operations and elevate member engagement. Amazon Web Service experts provided a customer specific use cases and dived into low/no-code tools that are quick and easy to deploy through Amazon Web Service (AWS.)
Walmart Business+ and Spark Good for Nonprofits.pdfTechSoup
"Learn about all the ways Walmart supports nonprofit organizations.
You will hear from Liz Willett, the Head of Nonprofits, and hear about what Walmart is doing to help nonprofits, including Walmart Business and Spark Good. Walmart Business+ is a new offer for nonprofits that offers discounts and also streamlines nonprofits order and expense tracking, saving time and money.
The webinar may also give some examples on how nonprofits can best leverage Walmart Business+.
The event will cover the following::
Walmart Business + (https://business.walmart.com/plus) is a new shopping experience for nonprofits, schools, and local business customers that connects an exclusive online shopping experience to stores. Benefits include free delivery and shipping, a 'Spend Analytics” feature, special discounts, deals and tax-exempt shopping.
Special TechSoup offer for a free 180 days membership, and up to $150 in discounts on eligible orders.
Spark Good (walmart.com/sparkgood) is a charitable platform that enables nonprofits to receive donations directly from customers and associates.
Answers about how you can do more with Walmart!"
Walmart Business+ and Spark Good for Nonprofits.pdf
Performance evaluation of ecc in single and multi( eliptic curve)
1. arXiv:1401.3421v1[cs.AR]15Jan2014
Performance Evaluation of ECC in Single and Multi
Processor Architectures on FPGA Based Embedded
System
Sruti Agarwal1,∗
, Sangeet Saha2
, Rourab Paul3
, Amlan Chakrabarti4
Abstract
Cryptographic algorithms are computationally costly and the challenge is
more if we need to execute them in resource constrained embedded systems.
Field Programmable Gate Arrays (FPGAs) having programmable logic de-
vices and processing cores, have proven to be highly feasible implementation
platforms for embedded systems providing lesser design time and reconfig-
urability. Design parameters like throughput, resource utilization and power
requirements are the key issues. The popular Elliptic Curve Cryptography
(ECC), which is superior over other public-key crypto-systems like RSA in
many ways, such as providing greater security for a smaller key size, is cho-
sen in this work and the possibilities of its implementation in FPGA based
embedded systems for both single and dual processor core architectures in-
volving task parallelization have been explored. This exploration, which is
first of its kind considering the other existing works, is a needed activity for
evaluating the best possible architectural environment for ECC implementa-
tion on FPGA (Virtex4 XC4VFX12, FF668, -10) based embedded platform.
Keywords: FPGA, ECC, single-core, dual-core, MicroBlaze, shared
memory
∗
Corresponding author
1
Institute of RadioPhysics and Electronics, University of Calcutta, Kolkata.
2
CSE, University of Calcutta, Kolkata.
3
A.K.Choudhury School of I.T., University of Calcutta, Kolkata.
4
Senior Memeber IEEE, A.K.Choudhury School of I.T., University of Calcutta,
Kolkata.
Preprint submitted to ICCN-2013/ICDMW-2013/ICISP-2013 January 16, 2014
2. 1. Introduction
ECC is an approach to public-key cryptography based on the algebraic
structure of elliptic curves over finite fields. The use of elliptic curves in
cryptography was suggested independently by Neal Koblitz[1] and Victor S.
Miller[2] in 1985. Elliptic curve cryptography, in essence, entails using the
group of points on an elliptic curve as the underlying number system for
public key cryptography. The primary reason for using elliptic curves as a
basis for public key crypto-systems is that elliptic curve based crypto-systems
appear to provide better security than traditional crypto-systems for a given
key size[4], thereby reducing the process overhead. One can take advantage
of this fact to increase security, or (more often) to increase performance by
reducing the key size while keeping the same security.
Designers are now working on designing dedicated hardware accelerator
blocks along with the main processor [5][7][8] to increase the throughput
of the design. ECC algorithm is used for secured communication in smart
cards[9] and also in GSM security[6]. So, high speed, resource constrained en-
vironment is required. Using a dual-core instead of a dedicated co-processor
enables the user to operate from the application layer without entering the
subordinate layers. Also, the thread-level parallelism, used by the dual-core
ensures higher throughput without increasing the much power, which is an
important issue for low-power communication devices like smart cards. Im-
plementations can be made in different platforms namely, FPGA or ASIC or
can be done using micro-controllers. FPGAs provides reconfigurability and
lesser design time, while ASIC provides better throughput though the de-
sign time is large and expensive. We propose the design and implementation
of Elliptic Curve Cryptography (ECC) encryption algorithm by developing
suitable single core and dual core design on Xilinx Virtex 4 (ML403) device.
The system is optimized in terms of execution speed. We perform a trade-off
between throughput, power and resource requirements for our dual core im-
plementation. To the best of our knowledge, dual-soft core processor based
implementation of ECC in an FPGA is not yet available in related literatures
and hence it is first of its kind.
The paper is organized as follows: Section 2 details the overview of ECC,
the encryption and decryption process. The design and implementation de-
tails for single and dual-core processor architectures are described in Section
3. The experimental results are summarized in Section 4. Conclusion and
References are briefed in Section 5.
2
3. 2. Background
This section provides some background on elliptic curves and ECC and
then the hardness of decrypting the elliptic curve ciphers is also discussed.
The idea of a multi processor system, establishment of communication be-
tween the processors using shared memory and the needed data synchroniza-
tion is also briefed in the later part of this section.
2.1. Elliptic Curves
Elliptic curves are described by curves, which are similar to cubic equa-
tions, used for calculating the circumference of an ellipse. In general, cubic
equations for elliptic curves take the following form known as Weierstrass
equation[3]:
(y2
+ axy + by) mod p = (x3
+ cx2
+ dx + e) mod p (1)
where a, b,c, d, e, p are real numbers and x and y take on any values in the
real numbers. For our purpose, it is sufficient to limit ourselves to equation
of the form given in Equation2 for appropriate curve parameters of ECC.
y2
mod p = (x3
+ ax + b) mod p (2)
Figure 1 shows an example of elliptic curve.
P
Q
-(P + Q)
(P + Q)
-2 -1 0 1 2 3
0
2
-2
-4
4
4
6
Figure 1: Example of Elliptic Curve
3
4. 2.2. Elliptic Curve Cryptography
ECC can be used to encrypt a plain text message M into cipher text for
secured communication. Firstly, the plain text message M is converted into
a set of finite points PM (x, y), which lie in the elliptic curve Ep(a, b). A
generator point, G ∈ Ep(a, b), is chosen next such that the smallest value of
n for which nG = O is a very large prime number. The elliptic curve Ep(a,
b) and the generator point G are then made public.
Let there be two parties A and B who wish to communicate using
ECC. Each user selects a private key, user A’s private key is nA, while nB is
the private key for user B such that nA, nB <n. Then they compute their
public keys. The public key of A is PA = nAG, while for B the public key is
PB = nBG. To send the secret message to B, A encrypts the message point
PM by choosing a random number k and computes the cipher text points
CM using B’s public key. The cipher text is given by:
CM = [(kG), (PM + kPB)] (3)
On receiving the cipher text (pair of points) CM , B multiplies the first pair of
points (kG) with his private key nB, and then adds the result to the second
point of the cipher text (PM + kPB) i.e.,
(PM + kPB) − [nB(kG)] = (PM + knBG) − [nB(kG)] = PM (4)
Plain text message point PM , corresponds to the message M. It is to be
observed here that only B can remove nB(kG) from the second part of the
cipher text. No, third party or intruder can know the message except B.
Thus, ECC is very secured and can be relied for confidential communication.
Breaking of ECC is a “hard problem”, which requires computing of discreet
logarithm [3].
2.3. Multi processor system
A multi processor system consists of two or more processors working
concurrently and capable of communicating with each other. Such a design
tends to double the throughput, with two processors running independently,
but with an extra cost of resource and power. On the other hand, a multi
core system is one in which more than one processor is build on the same die.
In FPGA we have on-chip soft processor cores, which has been utilized in our
design to multi core design. There are some basic conditions required for the
execution of a design in a multi core system. The primary being concurrency
4
5. in the design i.e., no data dependency must be present in processes that run in
different processors and also the two processors must have some handshaking
for synchronization of data. Multi core processors often use a shared memory
system or a Mailbox system as a interprocessor communication mechanism,
that operates very quickly[11].
2.4. Shared Memory
In a multi core environment, mailbox and shared memory [12] are the
two mechanisms, provided by Xilinx. Out of these two mechanisms, shared
memory is the most common and most intuitive way of passing information
between processing subsystems and we have used it in our design.
A shared memory system has the following properties[12]:
•Any processor can refer any location in the shared memory directly by some
system call.
•Location of data in memory is transparent to the programmer. Data could
be distributed across multiple processors, with the help of some proper API,
data can be handled at program level.
•A synchronization is a must for accessing the shared memory segment by
some hardware/software protocol between the two processors.
Shared memory is typically the fastest asynchronous mode of communica-
tion, especially when the information to be shared is large. Shared memory
gives another approach of ”in-place” message processing schemes. Shared
memory can be built out of on-chip local memory like BRAM or on external
memory like DDR SDRAM.
2.5. Synchronization
The region in which the shared data is stored is known as a Critical
Region in operating system terminology. Unless there is some sort of well-
defined non-conflicting way in which each processor accesses the shared data,
the multi core system cannot work properly. A synchronization protocol or
construct is usually required to serialize accesses to the shared resource.
The XPS Mutex synchronization primitive is used in this work, which is
provided by Xilinx as a separate IP-core[13]. When using Shared memory as
a method of data communication, the pseudo code should look like this to
ensure proper synchronization,
/* shared tasks */
XMutex Lock ();
5
6. /* Critical Region - Perform shared memory access */
XMutex Unlock ();
By calling the XMutex Lock() it must be ensured that one processor is
accessing the critical region and other processor should not be allowed to
access the same until XMutex LocK () is called by that processor.
3. Design and Implementation
This section highlights the key components of our proposed design. At
first, we describe the processor that is used and then we brief the design
innovations made to enhance the throughput.
3.1. MicroBlaze
The MicroBlaze embedded processor soft core is a 32-bit Reduced In-
struction Set Computer (RISC) optimized for implementation in FPGAs[10].
As a soft-core processor, MicroBlaze is implemented entirely in the general-
purpose memory and logic fabric of Xilinx FPGAs. The Embedded Devel-
opment Kit (EDK) platform from Xilinx has been used to build a complete
processor system on FPGA.
3.2. ECC in Single MicroBlaze
In a single processor architecture, the FPGA receives the input via the
RS-232 port through UART and then the input plaintext message is en-
crypted using ECC algorithm, which is running in the MicroBlaze processor
of the the FPGA. After encryption, the cipher text is send back to the Host
PC and is seen in the Hyper Terminal using serial communication between
the board and the PC. Figure 2 shows the flow of steps in the design. Proces-
sor working at 100MHz clock frequency is used to encrypt 8-bits of message
using ECC. Scalar multiplication constitutes the main operation in ECC. It
is seen that the processor takes 19.01 msec to perform the total encryption.
The resource utilized i.e., the number of LUTs and slices required by the
design as well as the power requirements are summarized in the table 2.
3.3. ECC in Dual MicroBlaze
After evaluating the performance of ECC in single processor architecture
by using MicroBlaze soft-core processor, another approach is taken to im-
plement it in Dual processor architecture by considering the fact discussed
in Section 2.3 for higher throughput and efficiency. Xilinx Virtex4 ML403
6
7. Keys & Plaintext
Ciphertext
MicroBlaze
Running ECC
Block RAM
Processor
Local Bus
(PLB)
Local Memory
Bus (LMB)
BRAM
Controller
System
UART
32 bit
32 bit
Local Memory
Bus (LMB)
BRAM
Controller
Figure 2: Single MicroBlaze Architecture
is taken as a platform for design. Shared memory is used for creating a
handshaking between the two processors as described in Section 2.4 and the
synchronization for communication is achieved using the process described
in Section 2.5. Fig. 3 shows the architecture of Dual MicroBlaze design,
PLB v46PLB v46
XPS_BRAMXPS_BRAM
Boot
Memory
Boot
Memory
MicroBlaze
1
MicroBlaze
2
Multi Port
Memory Controller
SDRAM
Shared Memory
XPS_
Mutex-core
Periph-
eral
for
MB-2
Periph-
eral
for
MB-1
Port A Port B
PLB v46 PLB v46
Figure 3: Dual MicroBlaze Architectural flow
In addition, multiple port memory controller (DDR SDRAM) and inter-
processor communication-XPS Mutex hardware IP [13] is also incorporated
in the test bed to facilitate the memory sharing and inter processor synchro-
nization and communication.
In the experiment, the two processors are equally engaged to execute
ECC in parallel fashion and in between the consequent steps, the two pro-
cessors communicate with each other via shared memory with proper syn-
chronization. The message to be encrypted is transferred to the FPGA from
7
8. a computer using RS232 serial port communication. The two multiplications
are executed concurrently in two processors and the resulting data is assem-
bled in the shared memory. The addition operation is then performed by
the 1st processor and the resultant cipher text is generated. The resultant
cipher text is send back to the PC using the RS232 interface and is viewed at
the Hyper Terminal of the computer. Fig. 4 shows the mechanism in which
the two processors communicate using the shared memory and using Mutex
locking and unlocking.
MicroBlaze-1 MircoBlaze-2
Multiplication (kG) Multiplication(kPb)
DDR-SDRAM
Mutex_Unlock
Addition (Pm+kPb)
1st part of
Cipher
2nd paprt of
Cipher
PLB v46
UART
BRAM BRAM
PLB=Processor Local Bus
Encrypted
message
Output at Hyperterminal
of Host PC
Mutex_lock
PLB v46
I/P THROUGH
KEYBOARD
Input
plain text
ECC ENCRYPTION
Figure 4: ECC in Dual MicroBlaze
4. Result and Analysis
It is seen that the encryption engine speeds up by 3.3 times as the pro-
posed architecture takes only 5.72 msec to perform the encryption.The re-
source estimation, power required and throughput measurements for both the
designs are shown in Table 1 and Table 2 below. The design improves the
throughput of execution, but utilizes more resources due to the dual cores.
It is to be noted here that the throughput of the design can be improved
further by enabling the cache memory. But due to the resource constraints
of our implementation board the cache memory of the two processors could
not be enabled.
5. Conclusion and Future Work
This work is an exploration of ECC implementation for FPGA based
embedded systems. Two specific designs have been addressed, the first one
8
9. Table 1: For an encryption process
Architecture Clock Freq. # clock Time Reqd. Throughput
(in MHz) cycles reqd. (in msec) (bits per sec)
Single-core Microblaze 100 1901317 19.01 420.83
Dual-core Microblaze 100 572552 5.72 1398.60
Table 2: Resource and Power Estimation for the encryption process
Processor Clock Freq. # # Slice # 4-input Through Total Power
(in MHz) Slices FFs LUTs put per slice (in Watts)
Single-core 100 3580 3750 4076 0.1175 1.106
Microblaze
Dual-core 100 5313 6637 7495 0.2632 1.808
Microblaze
is simpler involving a single Microblaze core whereas the other one utilizes
two Microblaze cores and thus enables multi-threading. The dual core based
implementation gives almost a 3 times increase in the throughput but utilizes
almost twice the resource and 30% more power as compared to the single
core based implementation. This clearly shows a trade off between speed,
resource utilization and power requirement. In future we look forward to
do a further exploration of ECC implementation for embedded applications
involving FPGA based hard processor cores and ASIC based design.
References
[1] Koblitz Neal, “Elliptic Curve Cryptosystems,” Mathematics of Compu-
tation 48 , (177): 203–209. JSTOR 2007884.
[2] Miller Victor, “Use of elliptic curves in cryptography,” CRYPTO 85 :
417–426 doi : 10.1007/3 − 540 − 39799 − X 31.
[3] Stalling William, “Cryptography and Network Security: Principles and
Practice (6th Edition),” , ISBN: 0133354695.
[4] Batina L., Ors S., Preneel B., Vandewalle J., “Hardware architectures
for public key cryptography,” Integration, the VLSI Journal, 34(1-2):1-
64, 2003.
9
10. [5] Sozzani Fabio, Bertoni Guido, Turcato Stefano, Breveglieri Luco and
Milano P, “A parallelized design for an Elliptic Curve Cryptosystem
Coprocessor,” in Proceedings of the International Conference on Infor-
mation Technology: Coding and Computing (ITCC05), IEEE, 0–7695–
2315–3/05.
[6] Goswami Sukalyan, Laha Subarna, Chakraborty Satarupa, Dhar
Ankana, “Enhancement of GSM Security Using Elliptic Curve Cryp-
tography Algorithm,” inThird International Conference on Intelligent
Systems Modelling and Simulation, DOI 10.1109/ISMS.2012.137.
[7] McIvor J. Ciaran, McLoone Maire, McCanny V. John, “Hardware Ellip-
tic Curve Cryptographic Processor Over GF(p),” in IEEE Transactions
on Circuits and Systems-I, vol. 53, No. 9, pp. 1051–7122, 2006.
[8] Fan Junfeng, Sakiyama Kazuo and Verbauwhede Ingrid, “Elliptic curve
cryptography on embedded multicore systems,” in Journal on Design
Automation for Embedded Systems, vol. 12, pp.231–242, 2008.
[9] Abdurahmonov Tursun, Yeoh Eng-Thiam and Mohamed Hussain Helmi,
“Improving Smart Card Security Using Elliptic Curve Cryptography
over Prime Field (Fp),” in Artificial Intelligence, NPD, SCI 368, pp.127–
140, 2011.
[10] “MicroBlaze Processor Reference Guide, Em-
bedded Development Kit EDK 10.1i,” in,
http : //www.xilinx.com/support/documentation/sw manuals/mb ref guide.pdf.
[11] William Wong, “Baisc of design,Embedded Processor,”
http : //electronicdesign.com/embedded/embedded − processors
[12] Vasanth Asokan., “Designing Multiprocessor Systems in Plat-
form Studio,” in White Paper: Xilinx Platform Studio (XPS),
http : //www.xilinx.com/support/documentation/white papers/wp262.pdf.
[13] “XAPP996,Xilinx application note on Dual Processor,” in,
http : //www.xilinx.com/support/documentation/application notes/xapp996.pdf.
10
11. Authors’ Instructions for the Preparation of
Camera-Ready Manuscript to Elsevier Proceedings
Venugopal K Ra,1,∗
, L M Patnaikb,2
a
University Visvesvaraya College of Engineering, Bangalore University, Bangalore.
b
Honorary Professor, Indian Institute of Science, Bangalore.
Abstract
The abstract should summarize the contents of the paper and should contain
at least 70 and at most 150 words. It should be written using the abstract
environment.
Keywords: We would like to encourage you to list your keywords within
the abstract section.
1. Introduction
You are strongly encouraged to use LATEX for the preparation of your
camera-ready manuscript together with the corresponding Elsevier style file.
The LATEX source of this instruction file for LATEX users may be used as a
template. This is located in the Guidelines for authors link in elsevier.com
link. Kindly send the final checked source and PDF files of your paper to
the Contact Volume Editor. This is usually one of the organizers of the
conference. Make sure that the LATEX and the PDF files are identical and
correct and that only one version of your paper is sent. Since it is impossible
to update files at a later stage. Please do not send the printed paper.
The papers once published cannot be updated or changed at any cost.
This applies to both the printed book and the online version of the publica-
tion. Every detail, including the order of the names of the authors, should
be checked before the paper is sent to the Volume Editors.
∗
Corresponding author
URL: http://www.venugopalkr.com (Venugopal K R)
1
Principal, University Visvesvaraya College of Engineering, Bangalore.
2
Honorary Professor, Indian Institute of Science, Bangalore.
Preprint submitted to ICCN-2013/ICDMW-2013/ICISP-2013 September 18, 2012
12. 1.1. Checking the PDF File
Kindly assure that the Contact Volume Editor is given the name and
email address of the contact author for your paper.
In some cases, it is the Contact Volume Editor that checks all the final
pdfs. In such cases, the authors are not involved in the checking phase.
1.2. Additional Information Required by the Volume Editor
If you have more than one surname, please make sure that the Volume
Editor knows how you are to be listed in the author index.
1.3. Copyright Forms
The copyright form may be downloaded from the For Authors section of
the Elsevier Website: www.elsevier.com. Please send your signed copyright
form to the Contact Volume Editor as a scanned pdf. One author may sign
on behalf of all of the other authors of a particular paper.
2. Floats
Figures may be included using the command, includegraphics in combi-
nation with or without its several options to further control graphic. include-
graphics is provided by graphic[s,x].sty which is part of any standard LATEX
distribution. A graphicx.sty is loaded by default. LATEX accepts figures in
postscript format while A pdfLATEX.
AT X accepts *.pdf, *.mps (metapost), *.jpg and *.png formats. pdfLATEX
does not accept graphic files in postscript format.
The table environment is handy for marking up tabular material. If users
want to use multirow.sty, array.sty, etc., to fine control/enhance the tables,
they are welcome to load any package of their choice and elsarticle.cls will
work in combination with all loaded packages.
2.0.1. Headings.
Headings should be capitalized (i.e., nouns, verbs, and all other words
except articles, prepositions, and conjunctions should be set with an initial
capital) and should, with the exception of the title, be aligned to the left.
Words joined by a hyphen are subject to a special rule. If the first word can
stand alone, the second word should be capitalized.
2
13. 2.0.2. Lemmas, Propositions, and Theorems.
The numbers accorded to lemmas, propositions, and theorems, etc. should
appear in consecutive order, starting with Lemma 1, and not, for example,
with Lemma 11.
2.1. Figures
For LATEX users, we recommend using the graphics or graphicx package.
Please check that the lines in line drawings are not interrupted and are of
a constant width. Grids and details within the figures must be clearly legible
and may not be written one on top of the other. Line drawings should have
a resolution of at least 800 dpi (preferably 1200 dpi). The lettering in figures
should have a height of 2 mm (10-point type). Figures should be numbered
and should have a caption which should always be positioned under the
figures, in contrast to the caption belonging to a table, which should always
appear above the table; this is simply achieved as matter of sequence in your
source.
Please center the figures or your tabular material. Short captions are
centered by default between the margins and typeset in 9-point type. The
distance between text and figure is preset to be about 8 mm, the distance
between figure and caption about 6 mm.
To ensure that the reproduction of your illustrations is of a reasonable
quality, we advise against the use of shading. The contrast should be as
pronounced as possible.
If screenshots are necessary, please make sure that you are happy with
the print quality before you send the files.
Use the format to generate the Figure 1.
2.2. Itemization
(i) Find maximum number of keymatches between the communicating
nodes.
(ii) Choosing a secure path based on the Link Strength.
2.3. Table
The notations used in this paper are given in Table 1.
3
14. A
C
D
E
B
Figure 1: Connectivity of Sleep Nodes.
Table 1: Notations
Symbols Definition
dst Destination Node
src Source Node
Rnd() Pseudo Random Generating Function
Kr Maximum possible value that is generated
2.4. Formulas
Displayed equations or formulas are centered and set on a separate line
(with an extra line or halfline space above and below). Displayed expressions
should be numbered for reference. The numbers should be consecutive within
each section or within the contribution, with numbers enclosed in parentheses
and set on the right margin –which is the default if you use the equation
environment, e.g.,
P
m
=
P!
m!(P − m)!
(1)
Equations should be punctuated in the same way as ordinary text but
with a small space before the end punctuation mark.
2.5. Footnotes
The superscript numeral used to refer to a footnote appears in the text
either directly after the word to be discussed or – in relation to a phrase or
a sentence – following the punctuation sign (comma, semicolon, or period).
4
15. Table 2: Algorithm: Secure QoS-Aware Data Fusion (SQDF)
First Phase
begin
Send Data Packet
end
Second Phase
begin
Receive Data Packet
if(malicious node)
Reset the timer
else
Reset the timer for deffer time
Fuses data
end
Footnotes should appear at the bottom of the normal text area, with a line
of about 2 cm set immediately above them.3
2.6. Citations
For citations in the text please use square brackets and consecutive num-
bers: [1], [2], [3] – provided automatically by LATEX.
2.7. Page Numbering and Running Heads
There is no need to include page numbers. If your paper title is too long
it will be shortened.
2.8. Algorithm
Place the algorithm within a box as shown in Table 2.
3. Graphs
The graphs are shown in Figure 2 and Figure 3.
3
The footnote numeral is set flush left and the text follows with the usual word spacing.
5
16. 50
55
60
65
70
75
80
85
90
95
60 70 80 90 100 110 120
Percentageofsleepnodes
Communication Radius - Rc (m)
No. of nodes=100
No. of nodes=200
No. of nodes=300
No. of nodes=400
Figure 2: Percentage of Sleep Nodes.
0
1
2
3
4
5
6
7
8
60 70 80 90 100 110 120
PercentageofnodesactiveforCommunication
Communication Radius - Rc (m)
No. of nodes=100
No. of nodes=200
No. of nodes=300
No. of nodes=400
Figure 3: Percentage of Communication
Unit Active Nodes.
4. Conclusions
Check List before submission of the final manuscript.
The final LATEX source files
A final PDF file
A copyright form, signed by one author on behalf of all of the authors
of the paper.
A readme giving the name and email address of the corresponding
author.
Appendix
If any mathematical derivations or theoretical concepts are exisiting, in-
clude in the Appendix.
Acknowledgments.
The previous work authors can be appreciated or the funding agencies
can be acknowledged.
6
17. 5. The References Section
In order to permit cross referencing standardizing format has to be used in
the references. References that don’t adhere to this style will be reformatted
by Elsevier. You should therefore check your references thoroughly when you
receive the final pdf of your paper. The reference section must be complete.
You may not omit references.
The following section shows a sample reference list with entries for pro-
ceedings without editors [1], journal articles [2], transactions [3], a book [4],
URL [5].
References
[1] F. L. Lewis, D. J. Cook, S. K. Dasm and John Wiley, “Wireless Sensor
Networks,” in Proceedings Smart Environment Technologies, Protocols
and Applications, New York, 2004, pp. 1–18.
[2] Kui Ren, Kai Zeng and Wenjing Lou, “A New Approach for Random
Key Pre-distribution in Large-Scale Wireless Sensor Networks,” in Jour-
nal on Wireless Communications and Mobile Computing, vol. 6, pp.
307–318, 2006.
[3] Chia-Mu Yu, Chun-Shien Lu and Sy-Yen Kuo, “Noninteractive Pairwise
Key Establishment for Wireless Sensor Networks,” in IEEE Transac-
tions on Information Forensics and Security, vol. 5, no. 3, pp. 556–569,
2010.
[4] Raj Jain, “Art of Computer System Performance Analysis,” in Wiley
India Pvt. Ltd, 2009, pp. 198–200.
[5] http : //www.statcac.com/statistics/correlation − regression.
7