SlideShare a Scribd company logo
4.1 Number Systems & Boolean Algebra
1. The 1001102 is numerically equivalent to
1. 2616 2. 3610 3. 468 4. 2124
The correct answer are
(A) 1, 2, and 3 (B) 2, 3, and 4
(C) 1, 2, and 4 (D) 1, 3, and 4
2. If ( ) ( )211 152 8x = , then the value of base x is
(A) 6 (B) 5
(C) 7 (D) 9
3. 11001, 1001 and 111001 correspond to the 2’s
complement representation of the following set of
numbers
(A) 25, 9 and 57 respectively
(B) -6, -6 and -6 respectively
(C) -7, -7 and -7 respectively
(D) -25, -9 and -57 respectively
4. A signed integer has been stored in a byte using 2’s
complement format. We wish to store the same integer
in 16-bit word. We should copy the original byte to the
less significant byte of the word and fill the more
significant byte with
(A) 0
(B) 1
(C) equal to the MSB of the original byte
(D) complement of the MSB of the original byte.
5. A computer has the following negative numbers
stored in binary form as shown. The wrongly stored
number is
(A) -37 as 1101 1011 (B) -89 as 1010 0111
(C) -48 as 1110 1000 (D) -32 as 1110 0000
6. Consider the signed binary number A = 01010110
and B = 1110 1100 where B is the 1’s complement and
MSB is the sign bit. In list-I operation is given, and in
list-II resultant binary number is given.
List–I List-II
P. A B+
Q. B A-
R. A B-
S. - -A B
1. 0 1 0 0 0 0 1 1
2. 0 1 1 0 1 0 0 1
3. 0 1 0 0 0 0 1 0
4. 1 0 0 1 0 1 0 1
5. 1 0 1 1 1 1 0 0
6. 1 0 0 1 0 1 1 0
7. 1 0 1 1 1 1 0 1
8. 0 1 1 0 1 0 1 0
The correct match is
P Q R S
(A) 3 4 2 5
(B) 3 6 8 7
(C) 1 4 8 7
(D) 1 6 2 5
7. Consider the signed binary number A = 0100 0110
and B = 11010011, where B is in 2’s complement and
MSB is the sign bit. In list-I operation is given and in
List-II resultant binary number is given
List–I List-II
P. A B+
Q. A B-
R. B A-
S. - -A B
1. 1 0 0 0 1 1 0 1
2. 1 1 1 0 0 1 1 1
3. 0 1 1 1 0 0 1 1
4. 1 0 0 0 1 1 1 0
5. 0 0 0 1 1 0 1 0
6. 0 0 0 1 1 0 0 1
7. 0 1 0 1 1 0 1 1
www.nodia.co.in
The correct match is
P Q R S
(A) 5 7 4 2
(B) 6 3 1 2
(C) 6 7 1 3
(D) 5 3 4 2
8. The decimal number 11.3 in binary is
(A) 1011.1101 (B) 1011.01001
(C) 1011.1001 (D) 1011.01101
9. A 7 bit Hamming code groups consisting of 4
information bits and 3 parity bits is transmitted. The
group 1101100 is received in which at most a single
error has occurred. The transmitted code is
(A) 1111100 (B) 1100100
(C) 1001100 (D) 1101000
10. X = ?
(A) MNQ (B) N Q M( )+
(C) M Q N( )+ (D) Q M N( )+
11. Z = ?
(A) AB C D E+ +( ) (B) AB C D E( )+
(C) AB CD E+ + (D) AB CDE+
12. Z = ?
(A) AB AB+ (B) AB A B+
(C) 0 (D) 1
13. Z = ?
(A) A B C+ + (B) ABC
(C) AB BC AC+ + (D) Above all
14. The Boolean expression ( )( )( )X Y X Y X Y+ + + is
equivalent to
(A) XY (B) X Y
(C) XY (D) X Y
15. Given that AB AC BC AB AC+ + = + , then
( )( )( )A C B C A B+ + + is equivalent to
(A) ( )( )A B A C+ + (B) ( )( )A B A C+ +
(C) ( )( )A B A C+ + (D) ( )( )A B A C+ +
16. Z = ?
(A) ( )( )( )A B C D E F+ + + (B) AB CD EF+ +
(C) ( )( )( )A B C D E F+ + + (D) AB CD EF+ +
17. X = ?
(A) AB (B) AB
(C) AB (D) 0
www.nodia.co.in
198 Number Systems & Boolean Algebra Chap 4.1
B
C
A
D
E
Z
Fig. P4.1.11
B
B
A
A
Z
Fig. P4.1.12
M
N
Q
X
Fig. P4.1.10
B
C
A
Z
Fig. P4.1.13
B
A
C
D
E
F
Z
Fig. P4.1.16
B
A
X
Fig. P4.1.17
18. Y = ?
(A) AB AB C+ + (B) A B AB C+ +
(C) AB AB C+ + (D) AB AB C+ +
19. Z = ?
(A) ABC (B) ABC
(C) ABC (D) 0
20. Z = ?
(A) ABC (B) AB C B( )+
(C) ABC (D) AB C B( )+
21. Z = ?
(A) ABC (B) A BC
(C) 0 (D) A BC
22. The minimum number of NOR gates required to
implement A A B A B C( )( )+ + + is equal to
(A) 0 (B) 3
(C) 4 (D) 7
23. A BC+ is equivalent to
(A) ( )( )A B A C+ + (B) A B+
(C) A C+ (D) ( )( )A B A C+ +
24. For the truth table shown in fig. P.4.1.24, Boolean
expression for X is
A B C X
0 0 0 1
0 0 1 0
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 0
1 1 0 0
1 1 1 1
Fig. P.4.1.24
(A) AB BC A C B C+ + + (B) BC ABC+
(C) BC (D) ABC
25. The truth table of a circuit is shown in fig. P.4.1.23.
A B C Z
0 0 0 1
0 0 1 0
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 1
Fig. P.4.1.25
The Boolean expression for Z is
(A) ( )( )A B B C+ + (B) ( )( )A B B C+ +
(C) ( )( )A B B C+ + (D) Above all
26. The Boolean expression AC BC+ is equivalent to
(A) AC BC AC+ +
(B) BC AC BC ACB+ + +
(C) AC BC BC ABC+ + +
(D) ABC ABC ABC ABC+ + +
27. Expression A AB ABC ABCD ABCDE+ + + +
would be simplified to
(A) A AB CD E+ + + (B) A B CDE+ +
(C) A BC CD DE+ + + (D) A B C D E+ + + +
www.nodia.co.in
Chap 4.1 Number Systems & Boolean Algebra 199
YB
C
A
Fig. P4.1.18
A
B
C
Z
Fig. P4.1.19
B
C
A
Z
Fig. P4.1.20
B
C
A
Z
Fig. P4.1.21
28. The simplified form of a logic function
Y A B C AB AC= + +( ( )) is
(A) A B (B) AB
(C) AB (D) AB
29. The reduced form of the Boolean expression of
Y AB AB= ×( ) ( ) is
(A) A B+ (B) A B+
(C) AB AB+ (D) A B AB+
30. If X Y XY Z+ = then XZ XZ+ is equal to
(A) Y (B) Y
(C) 0 (D) 1
31. If XY = 0 then X YÅ is equal to
(A) X Y+ (B) X Y+
(C) XY (D) X Y
32. From a four-input OR gate the number of input
condition, that will produce HIGH output are
(A) 1 (B) 3
(C) 15 (D) 0
33. A logic circuit control the passage of a signal
according to the following requirements :
1. Output X will equal A when control input B
and C are the same.
2. X will remain HIGH when B and C are
different.
The logic circuit would be
34. The output of logic circuit is HIGH whenever A
and B are both HIGH as long as C and D are either
both LOW or both HIGH. The logic circuit is
35. In fig. P.4.1.35 the input condition, needed to
produce X = 1, is
(A) A B C= = =1 1 0, , (B) A B C= = =1 1 1, ,
(C) A B C= = =0 1 1, , (D) A B C= = =1 0 0, ,
36. Consider the statements below:
1. If the output waveform from an OR gate is the same
as the waveform at one of its inputs, the other input is
being held permanently LOW.
2. If the output waveform from an OR gate is always
HIGH, one of its input is being held permanently
HIGH.
The statement, which is always true, is
(A) Both 1 and 2 (B) Only 1
(C) Only 2 (D) None of the above
37. To implement y ABCD= using only two-input
NAND gates, minimum number of requirement of gate
is
(A) 3 (B) 4
(C) 5 (D) 6
38. If the X and Y logic inputs are available and their
complements X and Y are not available, the minimum
number of two-input NAND required to implement
X YÅ is
(A) 4 (B) 5
(C) 6 (D) 7
www.nodia.co.in
200 Number Systems & Boolean Algebra Chap 4.1
XB
C
A
XB
C
A
(A) (B)
XB
C
A
XB
C
A
(C) (D)
C
D
B
A
Z
C
D
B
A
Z
(A) (B)
C
D
B
A
Z
C
D
B
A
Z
(C) (D)
B
C
A
X
Fig. P4.1.34
Statement for Q.39–40:
A Boolean function Z ABC= is to be implement
using NAND and NOR gate. Each gate has unit cost.
Only A, B and C are available.
39. If both gate are available then minimum cost is
(A) 2 units (B) 3 units
(C) 4 units (D) 6 units
40. If NAND gate are available then minimum cost is
(A) 2 units (B) 3 units
(C) 5 units (D) 6 units
41. In fig. P4.1.41 the LED emits light when
(A) both switch are closed
(B) both switch are open
(C) only one switch is closed
(D) LED does not emit light irrespective of the
switch positions
42. If the input to the digital circuit shown in fig.
P.4.1.42 consisting of a cascade of 20 XOR gates is X,
then the output Y is equal to
(A) X (B) X
(C) 0 (D) 1
43. A Boolean function of two variables x and y is
defined as follows :
f f f( , ) ( , ) ( , )0 0 0 1 1 1 1= = = ; f ( , )1 0 0=
Assuming complements of x and y are not
available, a minimum cost solution for realizing f
using 2-input NOR gates and 2-input OR gates (each
having unit cost) would have a total cost of
(A) 1 units (B) 2 units
(C) 3 units (D) 4 units
44. The gates G1 and G2 in Fig. P.4.2.44 have
propagation delays of 10 ns and 20 ns respectively.
If the input Vi makes an abrupt change from logic
0 to 1 at t t= 0 then the output waveform Vo is
[t t1 0 10= + ns, t t2 1 10= + ns, t t3 2 10= + ns]
45. In the network of fig. P4.1.45 f can be written as
(A) X X X X X X X X X Xn n n0 1 3 5 2 4 5 1 1+ +- -.... ....
(B) X X X X X X X X X Xn n n0 1 3 5 2 3 4 1+ + -.... ....
(C) X X X X X X X X X X Xn n n n0 1 3 5 2 3 5 1.... ....+ + + -K
(D) X X X X X X X X X X X Xn n n n n0 1 3 5 1 2 3 5 1 2... ..- - -+ + + +K
*******
www.nodia.co.in
Chap 4.1 Number Systems & Boolean Algebra 201
t0 t1 t2 t3 t0 t1 t2 t3
t0 t1 t2 t3 t0 t1 t2 t3
(A)
(C)
(B)
(D)
VCC = 5 V
1 kW 1 kW 1 kW
1 kW
Fig. P4.1.41
1
X
Y
Fig. P4.1.42
1
Vi
0 Vi
G1
G2 Vo
to
Fig. P4.1.44
F
1
2
3
n
X1
X2
X3
Xn-1
Xn
X0
n-1
Fig. P4.1.45
Solutions
1. (C) 100110 2 2 2 382
5 2 1
10= + + =
26 2 16 6 3816 10= ´ + =
46 4 8 6 388 10= ´ + =
212 2 4 4 384
2 1
10= ´ + =
So 3610 is not equivalent.
2. (C) 2 1 64 5 8 22
x x+ + = + ´ + Þ x = 7
3. (C) All are 2’s complement of 7
11001 00110
1
00111 7
1001 0110
1
0111 7
111001 00
10
10
Þ
+
=
Þ
+
=
Þ 0110
1
000111 710
+
=
4. (C) See a example
42 in a byte 0 0 1 0 1 0 1 0
42in a word 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0
-42 in a byte 1 1 0 1 0 1 1 0
-42 in a word 1 1 1 1 1 1 1 1 1 1 0 1 0 1 1 0
Therefore (C) is correct.
5. (C) 48 0011000010 2=
- =
+
48 1100 1111
1
11010000
10
6. (D) Here A B, are 1’s complement
A B A
B
+
+
+
, 01010110
1110 1100
10100 0010
1
0100 0011
,
B A B A B
A
- = +
+
+
, 1110 1100
1010 1001
110010101
1
10010110
A B A B A
B
- = +
+
, 010 10110
00010011
0110 1001
- - = +
+
A B A B A
B
, 1010 1001
00010011
10111100
7. (B) Here A B, are 2’s complement
A B A
B
+
+
, 01000110
11010011
1 00011001
Discard the carry 1
A B A B A
B
- = +
+
, 01000110
00101101
01110011
B A B
A
-
+
, 11010011
10111010
1 10001101
Discard the carry 1
- - = +
+
A B A B A
B
, 10111010
00101101
11100111
8. (B) 11 101110 2=
0.3 2Fi-1 Bi Fi
0.6 0 0.6
1.2 1 0.2
0.4 0 0.4
0.8 0 0.8
1.6 1 0.6
Repeat from the second line 0 310. = 0.01001 2
9. (C)
b4 b3 b2 p3 b1 p2 p1
Received 1 1 0 1 1 0 0
C b b b p1 4 2 1 1 0*
= Å Å Å =
C b b b p2 4 3 1 2 1*
= Å Å Å =
C b b b p3 4 3 2 3 1*
= Å Å Å =
C C C3 2 1
* * *
= 110 which indicate position 6 in error
Transmitted code 1001100.
www.nodia.co.in
202 Number Systems & Boolean Algebra Chap 4.1
10. (D) X MNQ M NQ M NQ= + +
= +MQ M NQ = + = +Q M M N Q M N( ) ( )
11. (A) The logic circuit can be modified as shown in
fig. S. 4.1.11
Now Z AB C D E= + +( )
12. (D) You can see that input to last XNOR gate is
same. So output will be HIGH.
13. (D) Z A AB BC C= + + +( )
= + + + + +A A B B C C( ) = + +A B C
ABC A B C= + +
AB BC AC A B B C A C A B C+ + = + + + + + = + +
14. (C) ( )( )X Y X Y XY X Y+ + = +
( )( )( ) ( )( )X Y X Y X Y X Y XY X Y+ + + = + +
= + =XY XY XY
15. (B) Using duality
( )( )( ) ( )( )A B A C B C A B A C+ + + = + +
Thus (B) is correct option.
16. (B) Z AB CD EF= ( )( )( ) = + +AB CD EF
17. (A) X A B AB A B= + +( )( ) = + =( )( )AB A B AB AB
18. (B) Y A B C= Å ×( ) = + ×( )AB AC C
= + +( )AB AB C = + +A B AB C
19. (C) Z A A A BC ABC= + =( )
20. (A) Z AB B C ABC= + =( )
21. (A) Z A B BC AB BC ABC= + × = × =( ) ( )
22. (A) A A B A B C( )( )+ + +
= + + + = + + =( )( ) ( )AA AB A B C A A B C A
Therefore No gate is required to implement this
function.
23. (A)
A B C ( )A BC+ ( )( )A B A C+ +
0 0 0 0 0
0 0 1 0 0
0 1 0 0 0
0 1 1 1 1
1 0 0 1 1
1 0 1 1 1
1 1 0 1 1
1 1 1 1 1
Fig. S 4.1.23
24. (B) X ABC ABC ABC= + + = +BC ABC
25. (B) ( )( ) ( )( )A B B C AB BC ABC+ + = =
( )( ) ( ) ( )A B B C A B B C A B C+ + = + + + = + +
( )( ) ( ) ( )A B B C A B B C+ + = + + +
= + + = + +AB B C A B C
From truth table Z A B C= + +
Thus (B) is correct.
26. (D) AC BC AC B B A A BC+ = + + +( ) ( )
= + + +ABC ABC ABC ABC
27. (D) F A AB A BC A B C D DE= + + + +( )
= + + + +A AB A B C C D E( ( ))
= + + + +A A B B C D E( ( )) = + + + +A B C D E
28. (B) A B C AB AC AB AC AB AC( ( )) ( )+ + = + ×
= + + +AB AC A B A C[( )( )]
= + + + + =AB AC A AC AB B C AB( )
29. (C) ( ) ( )AB AB AB AB AB AB× = + = +
30. (B) X Z XZ X XY XY X X Y XY+ = + + +( ) ( )
= + + = + =X XY X Y XY XY XY Y( )
31. (A) X Y X Y XYÅ = + = + = = +( ) ( )XY XY XY X Y
32. (C) There are 2 164
= different input condition.
Only one of these (0 0 0 0) produces a LOW output.
33. (A) X A B C= + Å
www.nodia.co.in
Chap 4.1 Number Systems & Boolean Algebra 203
B
C D+
A
E
Z
Fig. S4.1.11
34. (A) X AB CD CD= +( )( )
35. (C) X will be HIGH when A B B C¹ =, , and C = 1,
thus C B A= = =1 1 0, , is the input condition.
36. (D) For both statement here are case that refutes
statements
37. (D)
38. (A)
output = +( ) ( )XY X XY Y
= + + + = + = Å( ) ( )X Y X X Y Y X Y Y X X Y
39. (A) Z ABC ACB AC B= = = +
If AC D= Then Z D B= +
Therefore one NAND and one NOR gate is required
and cost will be 2 unit.
40. (C) 4 NAND is required to made a NOR
41. (D) Output of NAND must be LOW for LED to
emit light. So both input to NAND must be HIGH. If
any one or both switch are closed, output of AND will
be LOW. If both switch are open, output of XOR will be
LOW. So there can’t be both input HIGH to NAND. So
LED doesn’t emit light.
42. (D) Output of 1st XOR = + =X X X1 1
Output of 2nd XOR = + =X X XX 1
So after 4, 6, 8,.....20 XOR output will be 1.
43. (B) f xy= , f x y= +
44. (C)
45. (C) Output of gate 1 is X X0 1
Output of gate 2 is X X X0 1 2+
Output of gate 3 is ( )X X X X X X X X X0 1 2 3 0 1 3 2 3+ = +
Output of gate 4 would be X X X X X X0 1 3 2 3 4+ +
Output of gate 5 would be
X X X X X X X X X0 1 3 5 2 3 5 4 5+ +
So output of gate n would be
X X X X X X X X X X X X X X Xn n n n n0 1 3 5 2 3 5 4 5 7 1... ...+ + + -K
*******
www.nodia.co.in
204 Number Systems & Boolean Algebra Chap 4.1
A
B
X
A
B
X
Case 1 Case 2
Fig. S4.1.36
X
Y
X YÅ
Fig. S4.1.38
A CBB
C
A
Fig. S4.1.39
D B+
B
D
Fig. S4.1.40
B
A
C
D
Y = ABCD
Fig. S4.1.37
X
Y
F
Fig. S4.1.43
Vo
t0 t1
1
0
t2 t3
Fig. S4.1.44

More Related Content

What's hot

Ee343 signals and systems - lab 2 - loren schwappach
Ee343   signals and systems - lab 2 - loren schwappachEe343   signals and systems - lab 2 - loren schwappach
Ee343 signals and systems - lab 2 - loren schwappach
Loren Schwappach
 
Two port networks unit ii
Two port networks unit iiTwo port networks unit ii
Two port networks unit ii
mrecedu
 
Nodal_and_Mesh_analysis
Nodal_and_Mesh_analysisNodal_and_Mesh_analysis
Nodal_and_Mesh_analysis
Self-employed
 
Root locus
Root locusRoot locus
My Certificates For Extra Curricular Activities
My Certificates For Extra Curricular ActivitiesMy Certificates For Extra Curricular Activities
My Certificates For Extra Curricular Activities
Tharika Tellicherry Adiyeri
 
Exercise 1a transfer functions - solutions
Exercise 1a   transfer functions - solutionsExercise 1a   transfer functions - solutions
Exercise 1a transfer functions - solutions
wondimu wolde
 
Timoshenko: Vibration Problems in Engineering E-book Part-1
Timoshenko: Vibration Problems in Engineering E-book Part-1Timoshenko: Vibration Problems in Engineering E-book Part-1
Timoshenko: Vibration Problems in Engineering E-book Part-1
Abdulrahman Alkhowaiter
 
Unit 1 magnetically coupled circuit
Unit 1 magnetically coupled circuitUnit 1 magnetically coupled circuit
Unit 1 magnetically coupled circuit
ACE ENGINEERING COLLEGE
 
Reduction of multiple subsystem [compatibility mode]
Reduction of multiple subsystem [compatibility mode]Reduction of multiple subsystem [compatibility mode]
Reduction of multiple subsystem [compatibility mode]
azroyyazid
 
Bode plot & System type
Bode plot & System typeBode plot & System type
Bode plot & System type
saiemsolimullah
 
Psim tutorial- tiristor
Psim tutorial- tiristorPsim tutorial- tiristor
Psim tutorial- tiristor
SENAI
 
Numerical Differentiations Solved examples
Numerical Differentiations Solved examplesNumerical Differentiations Solved examples
Numerical Differentiations Solved examples
Developedia
 
Cathode ray oscilloscope
Cathode ray oscilloscopeCathode ray oscilloscope
Cathode ray oscilloscope
esmaeel21
 
3.complex numbers Further Mathematics Zimbabwe Zimsec Cambridge
3.complex numbers  Further Mathematics Zimbabwe Zimsec Cambridge3.complex numbers  Further Mathematics Zimbabwe Zimsec Cambridge
3.complex numbers Further Mathematics Zimbabwe Zimsec Cambridge
alproelearning
 
Ch6 lecture slides Chenming Hu Device for IC
Ch6 lecture slides Chenming Hu Device for ICCh6 lecture slides Chenming Hu Device for IC
Ch6 lecture slides Chenming Hu Device for IC
Chenming Hu
 
Signals and systems( chapter 1)
Signals and systems( chapter 1)Signals and systems( chapter 1)
Signals and systems( chapter 1)
Fariza Zahari
 
Gate 2014 ECE 3rd Paper Solution
Gate 2014 ECE 3rd Paper SolutionGate 2014 ECE 3rd Paper Solution
Gate 2014 ECE 3rd Paper Solution
Bhanwar Singh Meena
 
signal & system inverse z-transform
signal & system inverse z-transformsignal & system inverse z-transform
signal & system inverse z-transform
mihir jain
 
It 05104 digsig_1
It 05104 digsig_1It 05104 digsig_1
It 05104 digsig_1
goutamkrsahoo
 
Chapter 3.4 Mesh Analysis.ppt
Chapter 3.4 Mesh Analysis.pptChapter 3.4 Mesh Analysis.ppt
Chapter 3.4 Mesh Analysis.ppt
Eliharialeo
 

What's hot (20)

Ee343 signals and systems - lab 2 - loren schwappach
Ee343   signals and systems - lab 2 - loren schwappachEe343   signals and systems - lab 2 - loren schwappach
Ee343 signals and systems - lab 2 - loren schwappach
 
Two port networks unit ii
Two port networks unit iiTwo port networks unit ii
Two port networks unit ii
 
Nodal_and_Mesh_analysis
Nodal_and_Mesh_analysisNodal_and_Mesh_analysis
Nodal_and_Mesh_analysis
 
Root locus
Root locusRoot locus
Root locus
 
My Certificates For Extra Curricular Activities
My Certificates For Extra Curricular ActivitiesMy Certificates For Extra Curricular Activities
My Certificates For Extra Curricular Activities
 
Exercise 1a transfer functions - solutions
Exercise 1a   transfer functions - solutionsExercise 1a   transfer functions - solutions
Exercise 1a transfer functions - solutions
 
Timoshenko: Vibration Problems in Engineering E-book Part-1
Timoshenko: Vibration Problems in Engineering E-book Part-1Timoshenko: Vibration Problems in Engineering E-book Part-1
Timoshenko: Vibration Problems in Engineering E-book Part-1
 
Unit 1 magnetically coupled circuit
Unit 1 magnetically coupled circuitUnit 1 magnetically coupled circuit
Unit 1 magnetically coupled circuit
 
Reduction of multiple subsystem [compatibility mode]
Reduction of multiple subsystem [compatibility mode]Reduction of multiple subsystem [compatibility mode]
Reduction of multiple subsystem [compatibility mode]
 
Bode plot & System type
Bode plot & System typeBode plot & System type
Bode plot & System type
 
Psim tutorial- tiristor
Psim tutorial- tiristorPsim tutorial- tiristor
Psim tutorial- tiristor
 
Numerical Differentiations Solved examples
Numerical Differentiations Solved examplesNumerical Differentiations Solved examples
Numerical Differentiations Solved examples
 
Cathode ray oscilloscope
Cathode ray oscilloscopeCathode ray oscilloscope
Cathode ray oscilloscope
 
3.complex numbers Further Mathematics Zimbabwe Zimsec Cambridge
3.complex numbers  Further Mathematics Zimbabwe Zimsec Cambridge3.complex numbers  Further Mathematics Zimbabwe Zimsec Cambridge
3.complex numbers Further Mathematics Zimbabwe Zimsec Cambridge
 
Ch6 lecture slides Chenming Hu Device for IC
Ch6 lecture slides Chenming Hu Device for ICCh6 lecture slides Chenming Hu Device for IC
Ch6 lecture slides Chenming Hu Device for IC
 
Signals and systems( chapter 1)
Signals and systems( chapter 1)Signals and systems( chapter 1)
Signals and systems( chapter 1)
 
Gate 2014 ECE 3rd Paper Solution
Gate 2014 ECE 3rd Paper SolutionGate 2014 ECE 3rd Paper Solution
Gate 2014 ECE 3rd Paper Solution
 
signal & system inverse z-transform
signal & system inverse z-transformsignal & system inverse z-transform
signal & system inverse z-transform
 
It 05104 digsig_1
It 05104 digsig_1It 05104 digsig_1
It 05104 digsig_1
 
Chapter 3.4 Mesh Analysis.ppt
Chapter 3.4 Mesh Analysis.pptChapter 3.4 Mesh Analysis.ppt
Chapter 3.4 Mesh Analysis.ppt
 

Similar to Number systems and Boolean Reduction

EE8351 DLC
EE8351 DLCEE8351 DLC
EE8351 DLC
rmkceteee
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 units
Lekashri Subramanian
 
ELN-133 Chapter 4 Homework Spring 2015 Boolean Algebra .docx
ELN-133 Chapter 4 Homework Spring 2015 Boolean Algebra   .docxELN-133 Chapter 4 Homework Spring 2015 Boolean Algebra   .docx
ELN-133 Chapter 4 Homework Spring 2015 Boolean Algebra .docx
jack60216
 
Digital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxDigital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptx
ssuser6feece1
 
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
Fizaril Amzari Omar
 
Modern+digital+electronics rp+jain
Modern+digital+electronics rp+jainModern+digital+electronics rp+jain
Modern+digital+electronics rp+jain
Venugopala Rao P
 
Chapter 2
Chapter 2Chapter 2
Chapter 2
EasyStudy3
 
PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018
Fizaril Amzari Omar
 
Kanodia murolia previousyears
Kanodia murolia previousyearsKanodia murolia previousyears
Kanodia murolia previousyears
Anwesa Roy
 
Basic gates and boolean algebra
Basic gates and boolean algebraBasic gates and boolean algebra
Basic gates and boolean algebra
Sudheesh S Madhav
 
Objective Questions Digital Electronics
Objective Questions Digital ElectronicsObjective Questions Digital Electronics
Objective Questions Digital Electronics
Nilesh Bhaskarrao Bahadure
 
boolean algebra exercises
boolean algebra exercisesboolean algebra exercises
boolean algebra exercises
i i
 
JEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questionsJEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questions
ShivajiThube2
 
Chapter-3.ppt
Chapter-3.pptChapter-3.ppt
Chapter-3.ppt
TANJILURRAHMAN190901
 
Add math may june 2016 p1
Add math may june 2016 p1Add math may june 2016 p1
Add math may june 2016 p1
Don Cunningham
 
1
11
3306565.ppt
3306565.ppt3306565.ppt
3306565.ppt
JP Chicano
 
Test yourself for JEE(Main)TP-2
Test yourself for JEE(Main)TP-2Test yourself for JEE(Main)TP-2
Test yourself for JEE(Main)TP-2
Vijay Joglekar
 
9402730.ppt
9402730.ppt9402730.ppt
9402730.ppt
qquwandiq19
 

Similar to Number systems and Boolean Reduction (19)

EE8351 DLC
EE8351 DLCEE8351 DLC
EE8351 DLC
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 units
 
ELN-133 Chapter 4 Homework Spring 2015 Boolean Algebra .docx
ELN-133 Chapter 4 Homework Spring 2015 Boolean Algebra   .docxELN-133 Chapter 4 Homework Spring 2015 Boolean Algebra   .docx
ELN-133 Chapter 4 Homework Spring 2015 Boolean Algebra .docx
 
Digital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxDigital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptx
 
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)PDT DC015 Chapter 2 Computer System 2017/2018 (f)
PDT DC015 Chapter 2 Computer System 2017/2018 (f)
 
Modern+digital+electronics rp+jain
Modern+digital+electronics rp+jainModern+digital+electronics rp+jain
Modern+digital+electronics rp+jain
 
Chapter 2
Chapter 2Chapter 2
Chapter 2
 
PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018PST SC015 Chapter 2 Computer System (III) 2017/2018
PST SC015 Chapter 2 Computer System (III) 2017/2018
 
Kanodia murolia previousyears
Kanodia murolia previousyearsKanodia murolia previousyears
Kanodia murolia previousyears
 
Basic gates and boolean algebra
Basic gates and boolean algebraBasic gates and boolean algebra
Basic gates and boolean algebra
 
Objective Questions Digital Electronics
Objective Questions Digital ElectronicsObjective Questions Digital Electronics
Objective Questions Digital Electronics
 
boolean algebra exercises
boolean algebra exercisesboolean algebra exercises
boolean algebra exercises
 
JEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questionsJEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questions
 
Chapter-3.ppt
Chapter-3.pptChapter-3.ppt
Chapter-3.ppt
 
Add math may june 2016 p1
Add math may june 2016 p1Add math may june 2016 p1
Add math may june 2016 p1
 
1
11
1
 
3306565.ppt
3306565.ppt3306565.ppt
3306565.ppt
 
Test yourself for JEE(Main)TP-2
Test yourself for JEE(Main)TP-2Test yourself for JEE(Main)TP-2
Test yourself for JEE(Main)TP-2
 
9402730.ppt
9402730.ppt9402730.ppt
9402730.ppt
 

Recently uploaded

What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
GeorgeMilliken2
 
How to deliver Powerpoint Presentations.pptx
How to deliver Powerpoint  Presentations.pptxHow to deliver Powerpoint  Presentations.pptx
How to deliver Powerpoint Presentations.pptx
HajraNaeem15
 
BÀI TẬP DẠY THÊM TIẾNG ANH LỚP 7 CẢ NĂM FRIENDS PLUS SÁCH CHÂN TRỜI SÁNG TẠO ...
BÀI TẬP DẠY THÊM TIẾNG ANH LỚP 7 CẢ NĂM FRIENDS PLUS SÁCH CHÂN TRỜI SÁNG TẠO ...BÀI TẬP DẠY THÊM TIẾNG ANH LỚP 7 CẢ NĂM FRIENDS PLUS SÁCH CHÂN TRỜI SÁNG TẠO ...
BÀI TẬP DẠY THÊM TIẾNG ANH LỚP 7 CẢ NĂM FRIENDS PLUS SÁCH CHÂN TRỜI SÁNG TẠO ...
Nguyen Thanh Tu Collection
 
A Independência da América Espanhola LAPBOOK.pdf
A Independência da América Espanhola LAPBOOK.pdfA Independência da América Espanhola LAPBOOK.pdf
A Independência da América Espanhola LAPBOOK.pdf
Jean Carlos Nunes Paixão
 
Chapter wise All Notes of First year Basic Civil Engineering.pptx
Chapter wise All Notes of First year Basic Civil Engineering.pptxChapter wise All Notes of First year Basic Civil Engineering.pptx
Chapter wise All Notes of First year Basic Civil Engineering.pptx
Denish Jangid
 
clinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdfclinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdf
Priyankaranawat4
 
Pengantar Penggunaan Flutter - Dart programming language1.pptx
Pengantar Penggunaan Flutter - Dart programming language1.pptxPengantar Penggunaan Flutter - Dart programming language1.pptx
Pengantar Penggunaan Flutter - Dart programming language1.pptx
Fajar Baskoro
 
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptxNEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
iammrhaywood
 
Solutons Maths Escape Room Spatial .pptx
Solutons Maths Escape Room Spatial .pptxSolutons Maths Escape Room Spatial .pptx
Solutons Maths Escape Room Spatial .pptx
spdendr
 
Traditional Musical Instruments of Arunachal Pradesh and Uttar Pradesh - RAYH...
Traditional Musical Instruments of Arunachal Pradesh and Uttar Pradesh - RAYH...Traditional Musical Instruments of Arunachal Pradesh and Uttar Pradesh - RAYH...
Traditional Musical Instruments of Arunachal Pradesh and Uttar Pradesh - RAYH...
imrankhan141184
 
Main Java[All of the Base Concepts}.docx
Main Java[All of the Base Concepts}.docxMain Java[All of the Base Concepts}.docx
Main Java[All of the Base Concepts}.docx
adhitya5119
 
Leveraging Generative AI to Drive Nonprofit Innovation
Leveraging Generative AI to Drive Nonprofit InnovationLeveraging Generative AI to Drive Nonprofit Innovation
Leveraging Generative AI to Drive Nonprofit Innovation
TechSoup
 
BBR 2024 Summer Sessions Interview Training
BBR  2024 Summer Sessions Interview TrainingBBR  2024 Summer Sessions Interview Training
BBR 2024 Summer Sessions Interview Training
Katrina Pritchard
 
Advanced Java[Extra Concepts, Not Difficult].docx
Advanced Java[Extra Concepts, Not Difficult].docxAdvanced Java[Extra Concepts, Not Difficult].docx
Advanced Java[Extra Concepts, Not Difficult].docx
adhitya5119
 
ZK on Polkadot zero knowledge proofs - sub0.pptx
ZK on Polkadot zero knowledge proofs - sub0.pptxZK on Polkadot zero knowledge proofs - sub0.pptx
ZK on Polkadot zero knowledge proofs - sub0.pptx
dot55audits
 
writing about opinions about Australia the movie
writing about opinions about Australia the moviewriting about opinions about Australia the movie
writing about opinions about Australia the movie
Nicholas Montgomery
 
Film vocab for eal 3 students: Australia the movie
Film vocab for eal 3 students: Australia the movieFilm vocab for eal 3 students: Australia the movie
Film vocab for eal 3 students: Australia the movie
Nicholas Montgomery
 
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdfANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
Priyankaranawat4
 
Hindi varnamala | hindi alphabet PPT.pdf
Hindi varnamala | hindi alphabet PPT.pdfHindi varnamala | hindi alphabet PPT.pdf
Hindi varnamala | hindi alphabet PPT.pdf
Dr. Mulla Adam Ali
 
Constructing Your Course Container for Effective Communication
Constructing Your Course Container for Effective CommunicationConstructing Your Course Container for Effective Communication
Constructing Your Course Container for Effective Communication
Chevonnese Chevers Whyte, MBA, B.Sc.
 

Recently uploaded (20)

What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
 
How to deliver Powerpoint Presentations.pptx
How to deliver Powerpoint  Presentations.pptxHow to deliver Powerpoint  Presentations.pptx
How to deliver Powerpoint Presentations.pptx
 
BÀI TẬP DẠY THÊM TIẾNG ANH LỚP 7 CẢ NĂM FRIENDS PLUS SÁCH CHÂN TRỜI SÁNG TẠO ...
BÀI TẬP DẠY THÊM TIẾNG ANH LỚP 7 CẢ NĂM FRIENDS PLUS SÁCH CHÂN TRỜI SÁNG TẠO ...BÀI TẬP DẠY THÊM TIẾNG ANH LỚP 7 CẢ NĂM FRIENDS PLUS SÁCH CHÂN TRỜI SÁNG TẠO ...
BÀI TẬP DẠY THÊM TIẾNG ANH LỚP 7 CẢ NĂM FRIENDS PLUS SÁCH CHÂN TRỜI SÁNG TẠO ...
 
A Independência da América Espanhola LAPBOOK.pdf
A Independência da América Espanhola LAPBOOK.pdfA Independência da América Espanhola LAPBOOK.pdf
A Independência da América Espanhola LAPBOOK.pdf
 
Chapter wise All Notes of First year Basic Civil Engineering.pptx
Chapter wise All Notes of First year Basic Civil Engineering.pptxChapter wise All Notes of First year Basic Civil Engineering.pptx
Chapter wise All Notes of First year Basic Civil Engineering.pptx
 
clinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdfclinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdf
 
Pengantar Penggunaan Flutter - Dart programming language1.pptx
Pengantar Penggunaan Flutter - Dart programming language1.pptxPengantar Penggunaan Flutter - Dart programming language1.pptx
Pengantar Penggunaan Flutter - Dart programming language1.pptx
 
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptxNEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
 
Solutons Maths Escape Room Spatial .pptx
Solutons Maths Escape Room Spatial .pptxSolutons Maths Escape Room Spatial .pptx
Solutons Maths Escape Room Spatial .pptx
 
Traditional Musical Instruments of Arunachal Pradesh and Uttar Pradesh - RAYH...
Traditional Musical Instruments of Arunachal Pradesh and Uttar Pradesh - RAYH...Traditional Musical Instruments of Arunachal Pradesh and Uttar Pradesh - RAYH...
Traditional Musical Instruments of Arunachal Pradesh and Uttar Pradesh - RAYH...
 
Main Java[All of the Base Concepts}.docx
Main Java[All of the Base Concepts}.docxMain Java[All of the Base Concepts}.docx
Main Java[All of the Base Concepts}.docx
 
Leveraging Generative AI to Drive Nonprofit Innovation
Leveraging Generative AI to Drive Nonprofit InnovationLeveraging Generative AI to Drive Nonprofit Innovation
Leveraging Generative AI to Drive Nonprofit Innovation
 
BBR 2024 Summer Sessions Interview Training
BBR  2024 Summer Sessions Interview TrainingBBR  2024 Summer Sessions Interview Training
BBR 2024 Summer Sessions Interview Training
 
Advanced Java[Extra Concepts, Not Difficult].docx
Advanced Java[Extra Concepts, Not Difficult].docxAdvanced Java[Extra Concepts, Not Difficult].docx
Advanced Java[Extra Concepts, Not Difficult].docx
 
ZK on Polkadot zero knowledge proofs - sub0.pptx
ZK on Polkadot zero knowledge proofs - sub0.pptxZK on Polkadot zero knowledge proofs - sub0.pptx
ZK on Polkadot zero knowledge proofs - sub0.pptx
 
writing about opinions about Australia the movie
writing about opinions about Australia the moviewriting about opinions about Australia the movie
writing about opinions about Australia the movie
 
Film vocab for eal 3 students: Australia the movie
Film vocab for eal 3 students: Australia the movieFilm vocab for eal 3 students: Australia the movie
Film vocab for eal 3 students: Australia the movie
 
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdfANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
 
Hindi varnamala | hindi alphabet PPT.pdf
Hindi varnamala | hindi alphabet PPT.pdfHindi varnamala | hindi alphabet PPT.pdf
Hindi varnamala | hindi alphabet PPT.pdf
 
Constructing Your Course Container for Effective Communication
Constructing Your Course Container for Effective CommunicationConstructing Your Course Container for Effective Communication
Constructing Your Course Container for Effective Communication
 

Number systems and Boolean Reduction

  • 1. 4.1 Number Systems & Boolean Algebra 1. The 1001102 is numerically equivalent to 1. 2616 2. 3610 3. 468 4. 2124 The correct answer are (A) 1, 2, and 3 (B) 2, 3, and 4 (C) 1, 2, and 4 (D) 1, 3, and 4 2. If ( ) ( )211 152 8x = , then the value of base x is (A) 6 (B) 5 (C) 7 (D) 9 3. 11001, 1001 and 111001 correspond to the 2’s complement representation of the following set of numbers (A) 25, 9 and 57 respectively (B) -6, -6 and -6 respectively (C) -7, -7 and -7 respectively (D) -25, -9 and -57 respectively 4. A signed integer has been stored in a byte using 2’s complement format. We wish to store the same integer in 16-bit word. We should copy the original byte to the less significant byte of the word and fill the more significant byte with (A) 0 (B) 1 (C) equal to the MSB of the original byte (D) complement of the MSB of the original byte. 5. A computer has the following negative numbers stored in binary form as shown. The wrongly stored number is (A) -37 as 1101 1011 (B) -89 as 1010 0111 (C) -48 as 1110 1000 (D) -32 as 1110 0000 6. Consider the signed binary number A = 01010110 and B = 1110 1100 where B is the 1’s complement and MSB is the sign bit. In list-I operation is given, and in list-II resultant binary number is given. List–I List-II P. A B+ Q. B A- R. A B- S. - -A B 1. 0 1 0 0 0 0 1 1 2. 0 1 1 0 1 0 0 1 3. 0 1 0 0 0 0 1 0 4. 1 0 0 1 0 1 0 1 5. 1 0 1 1 1 1 0 0 6. 1 0 0 1 0 1 1 0 7. 1 0 1 1 1 1 0 1 8. 0 1 1 0 1 0 1 0 The correct match is P Q R S (A) 3 4 2 5 (B) 3 6 8 7 (C) 1 4 8 7 (D) 1 6 2 5 7. Consider the signed binary number A = 0100 0110 and B = 11010011, where B is in 2’s complement and MSB is the sign bit. In list-I operation is given and in List-II resultant binary number is given List–I List-II P. A B+ Q. A B- R. B A- S. - -A B 1. 1 0 0 0 1 1 0 1 2. 1 1 1 0 0 1 1 1 3. 0 1 1 1 0 0 1 1 4. 1 0 0 0 1 1 1 0 5. 0 0 0 1 1 0 1 0 6. 0 0 0 1 1 0 0 1 7. 0 1 0 1 1 0 1 1 www.nodia.co.in
  • 2. The correct match is P Q R S (A) 5 7 4 2 (B) 6 3 1 2 (C) 6 7 1 3 (D) 5 3 4 2 8. The decimal number 11.3 in binary is (A) 1011.1101 (B) 1011.01001 (C) 1011.1001 (D) 1011.01101 9. A 7 bit Hamming code groups consisting of 4 information bits and 3 parity bits is transmitted. The group 1101100 is received in which at most a single error has occurred. The transmitted code is (A) 1111100 (B) 1100100 (C) 1001100 (D) 1101000 10. X = ? (A) MNQ (B) N Q M( )+ (C) M Q N( )+ (D) Q M N( )+ 11. Z = ? (A) AB C D E+ +( ) (B) AB C D E( )+ (C) AB CD E+ + (D) AB CDE+ 12. Z = ? (A) AB AB+ (B) AB A B+ (C) 0 (D) 1 13. Z = ? (A) A B C+ + (B) ABC (C) AB BC AC+ + (D) Above all 14. The Boolean expression ( )( )( )X Y X Y X Y+ + + is equivalent to (A) XY (B) X Y (C) XY (D) X Y 15. Given that AB AC BC AB AC+ + = + , then ( )( )( )A C B C A B+ + + is equivalent to (A) ( )( )A B A C+ + (B) ( )( )A B A C+ + (C) ( )( )A B A C+ + (D) ( )( )A B A C+ + 16. Z = ? (A) ( )( )( )A B C D E F+ + + (B) AB CD EF+ + (C) ( )( )( )A B C D E F+ + + (D) AB CD EF+ + 17. X = ? (A) AB (B) AB (C) AB (D) 0 www.nodia.co.in 198 Number Systems & Boolean Algebra Chap 4.1 B C A D E Z Fig. P4.1.11 B B A A Z Fig. P4.1.12 M N Q X Fig. P4.1.10 B C A Z Fig. P4.1.13 B A C D E F Z Fig. P4.1.16 B A X Fig. P4.1.17
  • 3. 18. Y = ? (A) AB AB C+ + (B) A B AB C+ + (C) AB AB C+ + (D) AB AB C+ + 19. Z = ? (A) ABC (B) ABC (C) ABC (D) 0 20. Z = ? (A) ABC (B) AB C B( )+ (C) ABC (D) AB C B( )+ 21. Z = ? (A) ABC (B) A BC (C) 0 (D) A BC 22. The minimum number of NOR gates required to implement A A B A B C( )( )+ + + is equal to (A) 0 (B) 3 (C) 4 (D) 7 23. A BC+ is equivalent to (A) ( )( )A B A C+ + (B) A B+ (C) A C+ (D) ( )( )A B A C+ + 24. For the truth table shown in fig. P.4.1.24, Boolean expression for X is A B C X 0 0 0 1 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 0 1 1 1 1 Fig. P.4.1.24 (A) AB BC A C B C+ + + (B) BC ABC+ (C) BC (D) ABC 25. The truth table of a circuit is shown in fig. P.4.1.23. A B C Z 0 0 0 1 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 1 Fig. P.4.1.25 The Boolean expression for Z is (A) ( )( )A B B C+ + (B) ( )( )A B B C+ + (C) ( )( )A B B C+ + (D) Above all 26. The Boolean expression AC BC+ is equivalent to (A) AC BC AC+ + (B) BC AC BC ACB+ + + (C) AC BC BC ABC+ + + (D) ABC ABC ABC ABC+ + + 27. Expression A AB ABC ABCD ABCDE+ + + + would be simplified to (A) A AB CD E+ + + (B) A B CDE+ + (C) A BC CD DE+ + + (D) A B C D E+ + + + www.nodia.co.in Chap 4.1 Number Systems & Boolean Algebra 199 YB C A Fig. P4.1.18 A B C Z Fig. P4.1.19 B C A Z Fig. P4.1.20 B C A Z Fig. P4.1.21
  • 4. 28. The simplified form of a logic function Y A B C AB AC= + +( ( )) is (A) A B (B) AB (C) AB (D) AB 29. The reduced form of the Boolean expression of Y AB AB= ×( ) ( ) is (A) A B+ (B) A B+ (C) AB AB+ (D) A B AB+ 30. If X Y XY Z+ = then XZ XZ+ is equal to (A) Y (B) Y (C) 0 (D) 1 31. If XY = 0 then X YÅ is equal to (A) X Y+ (B) X Y+ (C) XY (D) X Y 32. From a four-input OR gate the number of input condition, that will produce HIGH output are (A) 1 (B) 3 (C) 15 (D) 0 33. A logic circuit control the passage of a signal according to the following requirements : 1. Output X will equal A when control input B and C are the same. 2. X will remain HIGH when B and C are different. The logic circuit would be 34. The output of logic circuit is HIGH whenever A and B are both HIGH as long as C and D are either both LOW or both HIGH. The logic circuit is 35. In fig. P.4.1.35 the input condition, needed to produce X = 1, is (A) A B C= = =1 1 0, , (B) A B C= = =1 1 1, , (C) A B C= = =0 1 1, , (D) A B C= = =1 0 0, , 36. Consider the statements below: 1. If the output waveform from an OR gate is the same as the waveform at one of its inputs, the other input is being held permanently LOW. 2. If the output waveform from an OR gate is always HIGH, one of its input is being held permanently HIGH. The statement, which is always true, is (A) Both 1 and 2 (B) Only 1 (C) Only 2 (D) None of the above 37. To implement y ABCD= using only two-input NAND gates, minimum number of requirement of gate is (A) 3 (B) 4 (C) 5 (D) 6 38. If the X and Y logic inputs are available and their complements X and Y are not available, the minimum number of two-input NAND required to implement X YÅ is (A) 4 (B) 5 (C) 6 (D) 7 www.nodia.co.in 200 Number Systems & Boolean Algebra Chap 4.1 XB C A XB C A (A) (B) XB C A XB C A (C) (D) C D B A Z C D B A Z (A) (B) C D B A Z C D B A Z (C) (D) B C A X Fig. P4.1.34
  • 5. Statement for Q.39–40: A Boolean function Z ABC= is to be implement using NAND and NOR gate. Each gate has unit cost. Only A, B and C are available. 39. If both gate are available then minimum cost is (A) 2 units (B) 3 units (C) 4 units (D) 6 units 40. If NAND gate are available then minimum cost is (A) 2 units (B) 3 units (C) 5 units (D) 6 units 41. In fig. P4.1.41 the LED emits light when (A) both switch are closed (B) both switch are open (C) only one switch is closed (D) LED does not emit light irrespective of the switch positions 42. If the input to the digital circuit shown in fig. P.4.1.42 consisting of a cascade of 20 XOR gates is X, then the output Y is equal to (A) X (B) X (C) 0 (D) 1 43. A Boolean function of two variables x and y is defined as follows : f f f( , ) ( , ) ( , )0 0 0 1 1 1 1= = = ; f ( , )1 0 0= Assuming complements of x and y are not available, a minimum cost solution for realizing f using 2-input NOR gates and 2-input OR gates (each having unit cost) would have a total cost of (A) 1 units (B) 2 units (C) 3 units (D) 4 units 44. The gates G1 and G2 in Fig. P.4.2.44 have propagation delays of 10 ns and 20 ns respectively. If the input Vi makes an abrupt change from logic 0 to 1 at t t= 0 then the output waveform Vo is [t t1 0 10= + ns, t t2 1 10= + ns, t t3 2 10= + ns] 45. In the network of fig. P4.1.45 f can be written as (A) X X X X X X X X X Xn n n0 1 3 5 2 4 5 1 1+ +- -.... .... (B) X X X X X X X X X Xn n n0 1 3 5 2 3 4 1+ + -.... .... (C) X X X X X X X X X X Xn n n n0 1 3 5 2 3 5 1.... ....+ + + -K (D) X X X X X X X X X X X Xn n n n n0 1 3 5 1 2 3 5 1 2... ..- - -+ + + +K ******* www.nodia.co.in Chap 4.1 Number Systems & Boolean Algebra 201 t0 t1 t2 t3 t0 t1 t2 t3 t0 t1 t2 t3 t0 t1 t2 t3 (A) (C) (B) (D) VCC = 5 V 1 kW 1 kW 1 kW 1 kW Fig. P4.1.41 1 X Y Fig. P4.1.42 1 Vi 0 Vi G1 G2 Vo to Fig. P4.1.44 F 1 2 3 n X1 X2 X3 Xn-1 Xn X0 n-1 Fig. P4.1.45
  • 6. Solutions 1. (C) 100110 2 2 2 382 5 2 1 10= + + = 26 2 16 6 3816 10= ´ + = 46 4 8 6 388 10= ´ + = 212 2 4 4 384 2 1 10= ´ + = So 3610 is not equivalent. 2. (C) 2 1 64 5 8 22 x x+ + = + ´ + Þ x = 7 3. (C) All are 2’s complement of 7 11001 00110 1 00111 7 1001 0110 1 0111 7 111001 00 10 10 Þ + = Þ + = Þ 0110 1 000111 710 + = 4. (C) See a example 42 in a byte 0 0 1 0 1 0 1 0 42in a word 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 -42 in a byte 1 1 0 1 0 1 1 0 -42 in a word 1 1 1 1 1 1 1 1 1 1 0 1 0 1 1 0 Therefore (C) is correct. 5. (C) 48 0011000010 2= - = + 48 1100 1111 1 11010000 10 6. (D) Here A B, are 1’s complement A B A B + + + , 01010110 1110 1100 10100 0010 1 0100 0011 , B A B A B A - = + + + , 1110 1100 1010 1001 110010101 1 10010110 A B A B A B - = + + , 010 10110 00010011 0110 1001 - - = + + A B A B A B , 1010 1001 00010011 10111100 7. (B) Here A B, are 2’s complement A B A B + + , 01000110 11010011 1 00011001 Discard the carry 1 A B A B A B - = + + , 01000110 00101101 01110011 B A B A - + , 11010011 10111010 1 10001101 Discard the carry 1 - - = + + A B A B A B , 10111010 00101101 11100111 8. (B) 11 101110 2= 0.3 2Fi-1 Bi Fi 0.6 0 0.6 1.2 1 0.2 0.4 0 0.4 0.8 0 0.8 1.6 1 0.6 Repeat from the second line 0 310. = 0.01001 2 9. (C) b4 b3 b2 p3 b1 p2 p1 Received 1 1 0 1 1 0 0 C b b b p1 4 2 1 1 0* = Å Å Å = C b b b p2 4 3 1 2 1* = Å Å Å = C b b b p3 4 3 2 3 1* = Å Å Å = C C C3 2 1 * * * = 110 which indicate position 6 in error Transmitted code 1001100. www.nodia.co.in 202 Number Systems & Boolean Algebra Chap 4.1
  • 7. 10. (D) X MNQ M NQ M NQ= + + = +MQ M NQ = + = +Q M M N Q M N( ) ( ) 11. (A) The logic circuit can be modified as shown in fig. S. 4.1.11 Now Z AB C D E= + +( ) 12. (D) You can see that input to last XNOR gate is same. So output will be HIGH. 13. (D) Z A AB BC C= + + +( ) = + + + + +A A B B C C( ) = + +A B C ABC A B C= + + AB BC AC A B B C A C A B C+ + = + + + + + = + + 14. (C) ( )( )X Y X Y XY X Y+ + = + ( )( )( ) ( )( )X Y X Y X Y X Y XY X Y+ + + = + + = + =XY XY XY 15. (B) Using duality ( )( )( ) ( )( )A B A C B C A B A C+ + + = + + Thus (B) is correct option. 16. (B) Z AB CD EF= ( )( )( ) = + +AB CD EF 17. (A) X A B AB A B= + +( )( ) = + =( )( )AB A B AB AB 18. (B) Y A B C= Å ×( ) = + ×( )AB AC C = + +( )AB AB C = + +A B AB C 19. (C) Z A A A BC ABC= + =( ) 20. (A) Z AB B C ABC= + =( ) 21. (A) Z A B BC AB BC ABC= + × = × =( ) ( ) 22. (A) A A B A B C( )( )+ + + = + + + = + + =( )( ) ( )AA AB A B C A A B C A Therefore No gate is required to implement this function. 23. (A) A B C ( )A BC+ ( )( )A B A C+ + 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 1 1 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 Fig. S 4.1.23 24. (B) X ABC ABC ABC= + + = +BC ABC 25. (B) ( )( ) ( )( )A B B C AB BC ABC+ + = = ( )( ) ( ) ( )A B B C A B B C A B C+ + = + + + = + + ( )( ) ( ) ( )A B B C A B B C+ + = + + + = + + = + +AB B C A B C From truth table Z A B C= + + Thus (B) is correct. 26. (D) AC BC AC B B A A BC+ = + + +( ) ( ) = + + +ABC ABC ABC ABC 27. (D) F A AB A BC A B C D DE= + + + +( ) = + + + +A AB A B C C D E( ( )) = + + + +A A B B C D E( ( )) = + + + +A B C D E 28. (B) A B C AB AC AB AC AB AC( ( )) ( )+ + = + × = + + +AB AC A B A C[( )( )] = + + + + =AB AC A AC AB B C AB( ) 29. (C) ( ) ( )AB AB AB AB AB AB× = + = + 30. (B) X Z XZ X XY XY X X Y XY+ = + + +( ) ( ) = + + = + =X XY X Y XY XY XY Y( ) 31. (A) X Y X Y XYÅ = + = + = = +( ) ( )XY XY XY X Y 32. (C) There are 2 164 = different input condition. Only one of these (0 0 0 0) produces a LOW output. 33. (A) X A B C= + Å www.nodia.co.in Chap 4.1 Number Systems & Boolean Algebra 203 B C D+ A E Z Fig. S4.1.11
  • 8. 34. (A) X AB CD CD= +( )( ) 35. (C) X will be HIGH when A B B C¹ =, , and C = 1, thus C B A= = =1 1 0, , is the input condition. 36. (D) For both statement here are case that refutes statements 37. (D) 38. (A) output = +( ) ( )XY X XY Y = + + + = + = Å( ) ( )X Y X X Y Y X Y Y X X Y 39. (A) Z ABC ACB AC B= = = + If AC D= Then Z D B= + Therefore one NAND and one NOR gate is required and cost will be 2 unit. 40. (C) 4 NAND is required to made a NOR 41. (D) Output of NAND must be LOW for LED to emit light. So both input to NAND must be HIGH. If any one or both switch are closed, output of AND will be LOW. If both switch are open, output of XOR will be LOW. So there can’t be both input HIGH to NAND. So LED doesn’t emit light. 42. (D) Output of 1st XOR = + =X X X1 1 Output of 2nd XOR = + =X X XX 1 So after 4, 6, 8,.....20 XOR output will be 1. 43. (B) f xy= , f x y= + 44. (C) 45. (C) Output of gate 1 is X X0 1 Output of gate 2 is X X X0 1 2+ Output of gate 3 is ( )X X X X X X X X X0 1 2 3 0 1 3 2 3+ = + Output of gate 4 would be X X X X X X0 1 3 2 3 4+ + Output of gate 5 would be X X X X X X X X X0 1 3 5 2 3 5 4 5+ + So output of gate n would be X X X X X X X X X X X X X X Xn n n n n0 1 3 5 2 3 5 4 5 7 1... ...+ + + -K ******* www.nodia.co.in 204 Number Systems & Boolean Algebra Chap 4.1 A B X A B X Case 1 Case 2 Fig. S4.1.36 X Y X YÅ Fig. S4.1.38 A CBB C A Fig. S4.1.39 D B+ B D Fig. S4.1.40 B A C D Y = ABCD Fig. S4.1.37 X Y F Fig. S4.1.43 Vo t0 t1 1 0 t2 t3 Fig. S4.1.44