SlideShare a Scribd company logo
BIRLA VISHWAKARMA
MAHAVIDHYALAYA
COMPUTER ORGANIZATION AND ARCHITECTURE
Presented by: Vatsal Trivedi
LOGIC MICROOPERATIONS
1
Index
1. Introduction
2. Special symbols
3. List of logic microoperations
4. Hardware implementation
5. Applications of logic microoperations
LOGIC MICROOPERATIONS 2
Introduction
LOGIC MICROOPERATIONS 3
Example
LOGIC MICROOPERATIONS 4
Special symbols
OR Microoperation
• Symbol: , +
• Gate:
• Example: 1001102  10101102 = 11101102
P+Q: R1←R2+R3, R4←R5 R6
5
OR
OR
ADD
LOGIC MICROOPERATIONS
Special symbols
AND Microoperation
• Symbol: 
• Gate:
• Example: 1001102  10101102 = 00001102
6LOGIC MICROOPERATIONS
Special symbols
Complement (NOT) Microoperation
• Symbol:

• Gate:
• Example: 10101102 = 01010012
7LOGIC MICROOPERATIONS
Special symbols
XOR (Exclusive-OR) Microoperation
• Symbol: 
• Gate:
• Example: 1001102  10101102 = 11100002
8LOGIC MICROOPERATIONS
Special symbols
• Manipulating the bits stored in a register
Logic Microoperations
LOGIC MICROOPERATIONS 9
List of logic microoperations
• There are, in principle, 16 different logic functions that can be defined over two binary input
variables
X Y F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15
0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
0 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
Truth Table for 16 Functions of Two Variables
LOGIC MICROOPERATIONS 10
Sixteen Logic Microoperations
Boolean function Microoperation Name
F0 = 0 F ← 0 Clear
F1 = xy F ← A∧B AND
F2 = xy’ F ← A∧B
F3 = x F ← A Transfer A
F4 = x’y F ← A∧B
F5 = y F ← B Transfer B
F6 = x  y F ← A B Ex-OR
F7 = x+y F ← A∨B OR
Boolean function Microoperation Name
F8 = (x+y)’ F ← A∨B NOR
F9 = (x  y)’ F ← A B Ex-NOR
F10 = y’ F ← B Compl-B
F11 = x+y’ F ← A∨B
F12 = x’ F ← A Compl-A
F13 = x’+y F ← A∨B
F14 = (xy)’ F ← A∧B NAND
F15 = 1 F ← all 1’s set to all 1’s
List of logic microoperations
- 16 different logic operations with 2
binary vars.
- n binary vars → functions2 2 n
LOGIC MICROOPERATIONS 11
Hardware implementation
• The hardware implementation of logic microoperations requires that logic gates be inserted for
each bit or pair of bits in the registers to perform the required logic function
• Most computers use only four (AND, OR, XOR, and NOT) from which all others can be derived.
LOGIC MICROOPERATIONS 12
Hardware implementation
S1 S0 Output
Operatio
n
0 0 E = A  B XOR
0 1 E = A  B OR
1 0 E = A  B AND
1 1 E = A Complem
ent
S1
S0
0
1
2
3
4×1
MUX
Ei
Ai
Bi
This is for one bit i
LOGIC MICROOPERATIONS 13
Applications of logic
microoperations
• Logic microoperations can be used to manipulate individual bits or a portions of a
word in a register
• Consider the data in a register A. In another register, B, is bit data that will be used to
modify the contents of A
• Selective-set A  A + B
• Selective-complement A  A  B
• Selective-clear A  A • B’
• Mask (Delete) A  A • B
• Clear A  A  B
• Insert A  (A • B) + C
• Compare A  A  B
• . . .
LOGIC MICROOPERATIONS 14
Selective set
• In a selective set operation, the bit pattern in B is used to set certain bits in A
1 1 0 0 At
1 0 1 0 B
1 1 1 0 At+1 (A  A + B)
• If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A
keeps its previous value
LOGIC MICROOPERATIONS 15
Selective complement
• In a selective complement operation, the bit pattern in B is used to complement
certain bits in A
1 1 0 0 At
1 0 1 0 B
0 1 1 0 At+1 (A  A  B)
• If a bit in B is set to 1, that same position in A gets complemented from its original
value, otherwise it is unchanged
LOGIC MICROOPERATIONS 16
Selective clear
• In a selective clear operation, the bit pattern in B is used to clear certain bits in A
1 1 0 0 At
1 0 1 0 B
0 1 0 0 At+1 (A  A  B’)
• If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged
LOGIC MICROOPERATIONS 17
Mask operation
• In a mask operation, the bit pattern in B is used to clear certain bits in A
1 1 0 0 At
1 0 1 0 B
1 0 0 0 At+1 (A  A  B)
• If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged
LOGIC MICROOPERATIONS 18
Clear operation
• In a clear operation, if the bits in the same position in A and B are the same, they are
cleared in A, otherwise they are set in A
1 1 0 0 At
1 0 1 0 B
0 1 1 0 At+1 (A  A  B)
LOGIC MICROOPERATIONS 19
Insert operation
• An insert operation is used to introduce a specific bit pattern into A register, leaving
the other bit positions unchanged
• This is done as
• A mask operation to clear the desired bit positions, followed by
• An OR operation to introduce the new bits into the desired positions
• Example
• Suppose you wanted to introduce 1010 into the low order four bits of A:1101 1000 1011 0001 A (Original)
1101 1000 1011 1010 A (Desired)
• 1101 1000 1011 0001 A (Original)
1111 1111 1111 0000 Mask
1101 1000 1011 0000 A (Intermediate)
0000 0000 0000 1010 Added bits
1101 1000 1011 1010 A (Desired)
LOGIC MICROOPERATIONS 20
LOGIC MICROOPERATIONS 21

More Related Content

What's hot

Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unitAnuj Modi
 
Instruction sets of 8086
Instruction sets of 8086Instruction sets of 8086
Instruction sets of 8086
Mahalakshmiv11
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer language
Sanjeev Patel
 
Logic Micro Operation
Logic Micro OperationLogic Micro Operation
Logic Micro Operation
mahesh kumar prajapat
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing Modes
Mayank Garg
 
Instruction format
Instruction formatInstruction format
Instruction format
Sanjeev Patel
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modes
RamaPrabha24
 
Flow control instructions
Flow control instructionsFlow control instructions
Flow control instructions
Prodip Ghosh
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
abdosaidgkv
 
Computer architecture data representation
Computer architecture  data representationComputer architecture  data representation
Computer architecture data representation
Anil Pokhrel
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
Unsa Shakir
 
Register transfer language & its micro operations
Register transfer language & its micro operationsRegister transfer language & its micro operations
Register transfer language & its micro operations
Lakshya Sharma
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
Nikhil Pandit
 
Fetch-execute Cycle
Fetch-execute CycleFetch-execute Cycle
Fetch-execute Cycle
Forrester High School
 
Division algorithm
Division algorithmDivision algorithm
Division algorithm
SnehalataAgasti
 
Boolean Logic
Boolean LogicBoolean Logic
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
rishi ram khanal
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instruction
Sanjeev Patel
 
Multiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchartMultiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchart
Tanjarul Islam Mishu
 
mano.ppt
mano.pptmano.ppt
mano.ppt
prathamgunj
 

What's hot (20)

Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unit
 
Instruction sets of 8086
Instruction sets of 8086Instruction sets of 8086
Instruction sets of 8086
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer language
 
Logic Micro Operation
Logic Micro OperationLogic Micro Operation
Logic Micro Operation
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing Modes
 
Instruction format
Instruction formatInstruction format
Instruction format
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modes
 
Flow control instructions
Flow control instructionsFlow control instructions
Flow control instructions
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
 
Computer architecture data representation
Computer architecture  data representationComputer architecture  data representation
Computer architecture data representation
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
 
Register transfer language & its micro operations
Register transfer language & its micro operationsRegister transfer language & its micro operations
Register transfer language & its micro operations
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
 
Fetch-execute Cycle
Fetch-execute CycleFetch-execute Cycle
Fetch-execute Cycle
 
Division algorithm
Division algorithmDivision algorithm
Division algorithm
 
Boolean Logic
Boolean LogicBoolean Logic
Boolean Logic
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instruction
 
Multiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchartMultiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchart
 
mano.ppt
mano.pptmano.ppt
mano.ppt
 

Similar to Logical micro-operations

12 Logic Microoperations.pptertryrtytrgrtgtrgtrgtrgtr
12 Logic Microoperations.pptertryrtytrgrtgtrgtrgtrgtr12 Logic Microoperations.pptertryrtytrgrtgtrgtrgtrgtr
12 Logic Microoperations.pptertryrtytrgrtgtrgtrgtrgtr
agamgmsc23
 
B sc cs i bo-de u-ii logic gates
B sc cs i bo-de u-ii logic gatesB sc cs i bo-de u-ii logic gates
B sc cs i bo-de u-ii logic gates
Rai University
 
Chapter 6 - Introduction to 8085 Instructions
Chapter 6 - Introduction to 8085 InstructionsChapter 6 - Introduction to 8085 Instructions
Chapter 6 - Introduction to 8085 Instructions
cmkandemir
 
Mba admission in india
Mba admission in indiaMba admission in india
Mba admission in india
Edhole.com
 
Bca 2nd sem-u-1.5 digital logic circuits, digital component
Bca 2nd sem-u-1.5 digital logic circuits, digital componentBca 2nd sem-u-1.5 digital logic circuits, digital component
Bca 2nd sem-u-1.5 digital logic circuits, digital component
Rai University
 
B.sc cs-ii-u-1.5 digital logic circuits, digital component
B.sc cs-ii-u-1.5 digital logic circuits, digital componentB.sc cs-ii-u-1.5 digital logic circuits, digital component
B.sc cs-ii-u-1.5 digital logic circuits, digital component
Rai University
 
K-map Digital Logic Design DLD Theory l
K-map  Digital Logic Design DLD Theory lK-map  Digital Logic Design DLD Theory l
K-map Digital Logic Design DLD Theory l
khanyz4884
 
Digital logic design DLD Logic gates
Digital logic design DLD Logic gatesDigital logic design DLD Logic gates
Digital logic design DLD Logic gates
Salman Khan
 
Digital logic
Digital logicDigital logic
Digital logic
Md Shohel Rana
 
Instruction types
Instruction typesInstruction types
Instruction types
JyotiprakashMishra18
 
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
Asst.prof M.Gokilavani
 
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Hsien-Hsin Sean Lee, Ph.D.
 
bit wise operators and I/O operations in C
bit wise operators and I/O operations in Cbit wise operators and I/O operations in C
bit wise operators and I/O operations in C
preetikapri1
 
Arithmetic and logical instructions set
Arithmetic and logical instructions setArithmetic and logical instructions set
Arithmetic and logical instructions set
Robert Almazan
 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
Ideal Eyes Business College
 

Similar to Logical micro-operations (20)

12 Logic Microoperations.pptertryrtytrgrtgtrgtrgtrgtr
12 Logic Microoperations.pptertryrtytrgrtgtrgtrgtrgtr12 Logic Microoperations.pptertryrtytrgrtgtrgtrgtrgtr
12 Logic Microoperations.pptertryrtytrgrtgtrgtrgtrgtr
 
Lecture 9
Lecture 9Lecture 9
Lecture 9
 
Booth Multiplier
Booth MultiplierBooth Multiplier
Booth Multiplier
 
B sc cs i bo-de u-ii logic gates
B sc cs i bo-de u-ii logic gatesB sc cs i bo-de u-ii logic gates
B sc cs i bo-de u-ii logic gates
 
Lect3 organization 2
Lect3 organization 2Lect3 organization 2
Lect3 organization 2
 
Co ppt
Co pptCo ppt
Co ppt
 
Chapter 6 - Introduction to 8085 Instructions
Chapter 6 - Introduction to 8085 InstructionsChapter 6 - Introduction to 8085 Instructions
Chapter 6 - Introduction to 8085 Instructions
 
Mba admission in india
Mba admission in indiaMba admission in india
Mba admission in india
 
Bca 2nd sem-u-1.5 digital logic circuits, digital component
Bca 2nd sem-u-1.5 digital logic circuits, digital componentBca 2nd sem-u-1.5 digital logic circuits, digital component
Bca 2nd sem-u-1.5 digital logic circuits, digital component
 
B.sc cs-ii-u-1.5 digital logic circuits, digital component
B.sc cs-ii-u-1.5 digital logic circuits, digital componentB.sc cs-ii-u-1.5 digital logic circuits, digital component
B.sc cs-ii-u-1.5 digital logic circuits, digital component
 
K-map Digital Logic Design DLD Theory l
K-map  Digital Logic Design DLD Theory lK-map  Digital Logic Design DLD Theory l
K-map Digital Logic Design DLD Theory l
 
Digital logic design DLD Logic gates
Digital logic design DLD Logic gatesDigital logic design DLD Logic gates
Digital logic design DLD Logic gates
 
Digital logic
Digital logicDigital logic
Digital logic
 
Instruction types
Instruction typesInstruction types
Instruction types
 
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
 
Hemanth143
Hemanth143 Hemanth143
Hemanth143
 
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
 
bit wise operators and I/O operations in C
bit wise operators and I/O operations in Cbit wise operators and I/O operations in C
bit wise operators and I/O operations in C
 
Arithmetic and logical instructions set
Arithmetic and logical instructions setArithmetic and logical instructions set
Arithmetic and logical instructions set
 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
 

Recently uploaded

Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Dr.Costas Sachpazis
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
Jayaprasanna4
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
AafreenAbuthahir2
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
karthi keyan
 
LIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.pptLIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.ppt
ssuser9bd3ba
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
Pratik Pawar
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
Kamal Acharya
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
Event Management System Vb Net Project Report.pdf
Event Management System Vb Net  Project Report.pdfEvent Management System Vb Net  Project Report.pdf
Event Management System Vb Net Project Report.pdf
Kamal Acharya
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
ankuprajapati0525
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
FluxPrime1
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
PrashantGoswami42
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
Kamal Acharya
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
JoytuBarua2
 

Recently uploaded (20)

Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
 
LIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.pptLIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.ppt
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
 
Event Management System Vb Net Project Report.pdf
Event Management System Vb Net  Project Report.pdfEvent Management System Vb Net  Project Report.pdf
Event Management System Vb Net Project Report.pdf
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
 

Logical micro-operations

  • 1. BIRLA VISHWAKARMA MAHAVIDHYALAYA COMPUTER ORGANIZATION AND ARCHITECTURE Presented by: Vatsal Trivedi LOGIC MICROOPERATIONS 1
  • 2. Index 1. Introduction 2. Special symbols 3. List of logic microoperations 4. Hardware implementation 5. Applications of logic microoperations LOGIC MICROOPERATIONS 2
  • 5. Special symbols OR Microoperation • Symbol: , + • Gate: • Example: 1001102  10101102 = 11101102 P+Q: R1←R2+R3, R4←R5 R6 5 OR OR ADD LOGIC MICROOPERATIONS
  • 6. Special symbols AND Microoperation • Symbol:  • Gate: • Example: 1001102  10101102 = 00001102 6LOGIC MICROOPERATIONS
  • 7. Special symbols Complement (NOT) Microoperation • Symbol:  • Gate: • Example: 10101102 = 01010012 7LOGIC MICROOPERATIONS
  • 8. Special symbols XOR (Exclusive-OR) Microoperation • Symbol:  • Gate: • Example: 1001102  10101102 = 11100002 8LOGIC MICROOPERATIONS
  • 9. Special symbols • Manipulating the bits stored in a register Logic Microoperations LOGIC MICROOPERATIONS 9
  • 10. List of logic microoperations • There are, in principle, 16 different logic functions that can be defined over two binary input variables X Y F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Truth Table for 16 Functions of Two Variables LOGIC MICROOPERATIONS 10
  • 11. Sixteen Logic Microoperations Boolean function Microoperation Name F0 = 0 F ← 0 Clear F1 = xy F ← A∧B AND F2 = xy’ F ← A∧B F3 = x F ← A Transfer A F4 = x’y F ← A∧B F5 = y F ← B Transfer B F6 = x  y F ← A B Ex-OR F7 = x+y F ← A∨B OR Boolean function Microoperation Name F8 = (x+y)’ F ← A∨B NOR F9 = (x  y)’ F ← A B Ex-NOR F10 = y’ F ← B Compl-B F11 = x+y’ F ← A∨B F12 = x’ F ← A Compl-A F13 = x’+y F ← A∨B F14 = (xy)’ F ← A∧B NAND F15 = 1 F ← all 1’s set to all 1’s List of logic microoperations - 16 different logic operations with 2 binary vars. - n binary vars → functions2 2 n LOGIC MICROOPERATIONS 11
  • 12. Hardware implementation • The hardware implementation of logic microoperations requires that logic gates be inserted for each bit or pair of bits in the registers to perform the required logic function • Most computers use only four (AND, OR, XOR, and NOT) from which all others can be derived. LOGIC MICROOPERATIONS 12
  • 13. Hardware implementation S1 S0 Output Operatio n 0 0 E = A  B XOR 0 1 E = A  B OR 1 0 E = A  B AND 1 1 E = A Complem ent S1 S0 0 1 2 3 4×1 MUX Ei Ai Bi This is for one bit i LOGIC MICROOPERATIONS 13
  • 14. Applications of logic microoperations • Logic microoperations can be used to manipulate individual bits or a portions of a word in a register • Consider the data in a register A. In another register, B, is bit data that will be used to modify the contents of A • Selective-set A  A + B • Selective-complement A  A  B • Selective-clear A  A • B’ • Mask (Delete) A  A • B • Clear A  A  B • Insert A  (A • B) + C • Compare A  A  B • . . . LOGIC MICROOPERATIONS 14
  • 15. Selective set • In a selective set operation, the bit pattern in B is used to set certain bits in A 1 1 0 0 At 1 0 1 0 B 1 1 1 0 At+1 (A  A + B) • If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps its previous value LOGIC MICROOPERATIONS 15
  • 16. Selective complement • In a selective complement operation, the bit pattern in B is used to complement certain bits in A 1 1 0 0 At 1 0 1 0 B 0 1 1 0 At+1 (A  A  B) • If a bit in B is set to 1, that same position in A gets complemented from its original value, otherwise it is unchanged LOGIC MICROOPERATIONS 16
  • 17. Selective clear • In a selective clear operation, the bit pattern in B is used to clear certain bits in A 1 1 0 0 At 1 0 1 0 B 0 1 0 0 At+1 (A  A  B’) • If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged LOGIC MICROOPERATIONS 17
  • 18. Mask operation • In a mask operation, the bit pattern in B is used to clear certain bits in A 1 1 0 0 At 1 0 1 0 B 1 0 0 0 At+1 (A  A  B) • If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged LOGIC MICROOPERATIONS 18
  • 19. Clear operation • In a clear operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A 1 1 0 0 At 1 0 1 0 B 0 1 1 0 At+1 (A  A  B) LOGIC MICROOPERATIONS 19
  • 20. Insert operation • An insert operation is used to introduce a specific bit pattern into A register, leaving the other bit positions unchanged • This is done as • A mask operation to clear the desired bit positions, followed by • An OR operation to introduce the new bits into the desired positions • Example • Suppose you wanted to introduce 1010 into the low order four bits of A:1101 1000 1011 0001 A (Original) 1101 1000 1011 1010 A (Desired) • 1101 1000 1011 0001 A (Original) 1111 1111 1111 0000 Mask 1101 1000 1011 0000 A (Intermediate) 0000 0000 0000 1010 Added bits 1101 1000 1011 1010 A (Desired) LOGIC MICROOPERATIONS 20