Submit Search
Upload
IRJET- A Digital Down Converter on Zynq SoC
•
0 likes
•
23 views
IRJET Journal
Follow
https://www.irjet.net/archives/V6/i9/IRJET-V6I9225.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 4
Download now
Download to read offline
Recommended
A Simulation of Wideband CDMA System on Digital Up/Down Converters
A Simulation of Wideband CDMA System on Digital Up/Down Converters
Editor IJMTER
FPGA Implementation of Optimized CIC Filter for Sample Rate Conversion in Sof...
FPGA Implementation of Optimized CIC Filter for Sample Rate Conversion in Sof...
idescitation
A 15 bit third order power optimized continuous time sigma delta modulator fo...
A 15 bit third order power optimized continuous time sigma delta modulator fo...
eSAT Publishing House
Implementation of Wide Band Frequency Synthesizer Base on DFS (Digital Frequ...
Implementation of Wide Band Frequency Synthesizer Base on DFS (Digital Frequ...
IJMER
FPGA Implementation of Higher Order FIR Filter
FPGA Implementation of Higher Order FIR Filter
IJECEIAES
J010234960
J010234960
IOSR Journals
Implementation of Algorithms For Multi-Channel Digital Monitoring Receiver
Implementation of Algorithms For Multi-Channel Digital Monitoring Receiver
IOSR Journals
Matlab Based Decimeter Design Analysis Wimax Appliacation
Matlab Based Decimeter Design Analysis Wimax Appliacation
iosrjce
Recommended
A Simulation of Wideband CDMA System on Digital Up/Down Converters
A Simulation of Wideband CDMA System on Digital Up/Down Converters
Editor IJMTER
FPGA Implementation of Optimized CIC Filter for Sample Rate Conversion in Sof...
FPGA Implementation of Optimized CIC Filter for Sample Rate Conversion in Sof...
idescitation
A 15 bit third order power optimized continuous time sigma delta modulator fo...
A 15 bit third order power optimized continuous time sigma delta modulator fo...
eSAT Publishing House
Implementation of Wide Band Frequency Synthesizer Base on DFS (Digital Frequ...
Implementation of Wide Band Frequency Synthesizer Base on DFS (Digital Frequ...
IJMER
FPGA Implementation of Higher Order FIR Filter
FPGA Implementation of Higher Order FIR Filter
IJECEIAES
J010234960
J010234960
IOSR Journals
Implementation of Algorithms For Multi-Channel Digital Monitoring Receiver
Implementation of Algorithms For Multi-Channel Digital Monitoring Receiver
IOSR Journals
Matlab Based Decimeter Design Analysis Wimax Appliacation
Matlab Based Decimeter Design Analysis Wimax Appliacation
iosrjce
DSM Based low oversampling using SDR transmitter
DSM Based low oversampling using SDR transmitter
IJTET Journal
IRJET- A Review on Paper Problem in OFDM Scheme
IRJET- A Review on Paper Problem in OFDM Scheme
IRJET Journal
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
IJERD Editor
IRJET- Analysis of Low Noise Amplifier using 45nm CMOS Technology
IRJET- Analysis of Low Noise Amplifier using 45nm CMOS Technology
IRJET Journal
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
IJERD Editor
Data Converters in SDR Platforms
Data Converters in SDR Platforms
idescitation
Design Low Pass FIR Digital Filter for Cut off Frequency Calculation Using Ar...
Design Low Pass FIR Digital Filter for Cut off Frequency Calculation Using Ar...
IRJET Journal
10.1.1.399.4069
10.1.1.399.4069
Cut Lilis
Digital filter design using VHDL
Digital filter design using VHDL
Arko Das
IRJET- Efficient Shift add Implementation of Fir Filter using Variable Pa...
IRJET- Efficient Shift add Implementation of Fir Filter using Variable Pa...
IRJET Journal
1749 1756
1749 1756
Editor IJARCET
IRJET- Decimator Filter for Hearing Aid Application Based on FPGA
IRJET- Decimator Filter for Hearing Aid Application Based on FPGA
IRJET Journal
Design of Area Efficient Digital FIR Filter using MAC
Design of Area Efficient Digital FIR Filter using MAC
IRJET Journal
Design Band Pass FIR Digital Filter for Cut off Frequency Calculation Using A...
Design Band Pass FIR Digital Filter for Cut off Frequency Calculation Using A...
IRJET Journal
252 256
252 256
Editor IJARCET
IRJET-A Comparative Study of Digital FIR and IIR Band- Pass Filter
IRJET-A Comparative Study of Digital FIR and IIR Band- Pass Filter
IRJET Journal
Antenna requirements for sdr and cr
Antenna requirements for sdr and cr
Jyoti Yadav
Software Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA
IRJET Journal
A prototyping of software defined radio using qpsk modulation
A prototyping of software defined radio using qpsk modulation
IAEME Publication
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
International Journal of Engineering Inventions www.ijeijournal.com
J017635664
J017635664
IOSR Journals
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...
VLSICS Design
More Related Content
What's hot
DSM Based low oversampling using SDR transmitter
DSM Based low oversampling using SDR transmitter
IJTET Journal
IRJET- A Review on Paper Problem in OFDM Scheme
IRJET- A Review on Paper Problem in OFDM Scheme
IRJET Journal
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
IJERD Editor
IRJET- Analysis of Low Noise Amplifier using 45nm CMOS Technology
IRJET- Analysis of Low Noise Amplifier using 45nm CMOS Technology
IRJET Journal
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
IJERD Editor
Data Converters in SDR Platforms
Data Converters in SDR Platforms
idescitation
Design Low Pass FIR Digital Filter for Cut off Frequency Calculation Using Ar...
Design Low Pass FIR Digital Filter for Cut off Frequency Calculation Using Ar...
IRJET Journal
10.1.1.399.4069
10.1.1.399.4069
Cut Lilis
Digital filter design using VHDL
Digital filter design using VHDL
Arko Das
IRJET- Efficient Shift add Implementation of Fir Filter using Variable Pa...
IRJET- Efficient Shift add Implementation of Fir Filter using Variable Pa...
IRJET Journal
1749 1756
1749 1756
Editor IJARCET
IRJET- Decimator Filter for Hearing Aid Application Based on FPGA
IRJET- Decimator Filter for Hearing Aid Application Based on FPGA
IRJET Journal
Design of Area Efficient Digital FIR Filter using MAC
Design of Area Efficient Digital FIR Filter using MAC
IRJET Journal
Design Band Pass FIR Digital Filter for Cut off Frequency Calculation Using A...
Design Band Pass FIR Digital Filter for Cut off Frequency Calculation Using A...
IRJET Journal
252 256
252 256
Editor IJARCET
IRJET-A Comparative Study of Digital FIR and IIR Band- Pass Filter
IRJET-A Comparative Study of Digital FIR and IIR Band- Pass Filter
IRJET Journal
Antenna requirements for sdr and cr
Antenna requirements for sdr and cr
Jyoti Yadav
What's hot
(17)
DSM Based low oversampling using SDR transmitter
DSM Based low oversampling using SDR transmitter
IRJET- A Review on Paper Problem in OFDM Scheme
IRJET- A Review on Paper Problem in OFDM Scheme
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
IRJET- Analysis of Low Noise Amplifier using 45nm CMOS Technology
IRJET- Analysis of Low Noise Amplifier using 45nm CMOS Technology
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
Data Converters in SDR Platforms
Data Converters in SDR Platforms
Design Low Pass FIR Digital Filter for Cut off Frequency Calculation Using Ar...
Design Low Pass FIR Digital Filter for Cut off Frequency Calculation Using Ar...
10.1.1.399.4069
10.1.1.399.4069
Digital filter design using VHDL
Digital filter design using VHDL
IRJET- Efficient Shift add Implementation of Fir Filter using Variable Pa...
IRJET- Efficient Shift add Implementation of Fir Filter using Variable Pa...
1749 1756
1749 1756
IRJET- Decimator Filter for Hearing Aid Application Based on FPGA
IRJET- Decimator Filter for Hearing Aid Application Based on FPGA
Design of Area Efficient Digital FIR Filter using MAC
Design of Area Efficient Digital FIR Filter using MAC
Design Band Pass FIR Digital Filter for Cut off Frequency Calculation Using A...
Design Band Pass FIR Digital Filter for Cut off Frequency Calculation Using A...
252 256
252 256
IRJET-A Comparative Study of Digital FIR and IIR Band- Pass Filter
IRJET-A Comparative Study of Digital FIR and IIR Band- Pass Filter
Antenna requirements for sdr and cr
Antenna requirements for sdr and cr
Similar to IRJET- A Digital Down Converter on Zynq SoC
Software Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA
IRJET Journal
A prototyping of software defined radio using qpsk modulation
A prototyping of software defined radio using qpsk modulation
IAEME Publication
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
International Journal of Engineering Inventions www.ijeijournal.com
J017635664
J017635664
IOSR Journals
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...
VLSICS Design
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...
VLSICS Design
Efficient Hardware Co-Simulation of Down Convertor for Wireless Communication...
Efficient Hardware Co-Simulation of Down Convertor for Wireless Communication...
VLSICS Design
Digital Implementation of Costas Loop with Carrier Recovery
Digital Implementation of Costas Loop with Carrier Recovery
IJERD Editor
FPGA based Efficient Interpolator design using DALUT Algorithm
FPGA based Efficient Interpolator design using DALUT Algorithm
cscpconf
FPGA based Efficient Interpolator design using DALUT Algorithm
FPGA based Efficient Interpolator design using DALUT Algorithm
cscpconf
iaetsd Software defined am transmitter using vhdl
iaetsd Software defined am transmitter using vhdl
Iaetsd Iaetsd
Performance Analysis and Simulation of Decimator for Multirate Applications
Performance Analysis and Simulation of Decimator for Multirate Applications
IJEEE
Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...
Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...
IRJET Journal
FPGA Based Design of 32 Tap Band Pass FIR Filter Using Multiplier- Less Techn...
FPGA Based Design of 32 Tap Band Pass FIR Filter Using Multiplier- Less Techn...
IRJET Journal
Power efficient and high throughput of fir filter using block least mean squa...
Power efficient and high throughput of fir filter using block least mean squa...
eSAT Publishing House
IRJET- Direct Digital Synthesizer
IRJET- Direct Digital Synthesizer
IRJET Journal
IRJET- FPGA based Processor for Feature Detection in Ultra-Wide Band Radar
IRJET- FPGA based Processor for Feature Detection in Ultra-Wide Band Radar
IRJET Journal
IEEE_Peer_Reviewed_Paper_1
IEEE_Peer_Reviewed_Paper_1
Saad Mahboob
Novel fpga design and implementation of digital up
Novel fpga design and implementation of digital up
eSAT Publishing House
IRJET- A Fully Digital Front-End Architecture for ECG Acquisition System with...
IRJET- A Fully Digital Front-End Architecture for ECG Acquisition System with...
IRJET Journal
Similar to IRJET- A Digital Down Converter on Zynq SoC
(20)
Software Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA
A prototyping of software defined radio using qpsk modulation
A prototyping of software defined radio using qpsk modulation
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
J017635664
J017635664
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...
EFFICIENT HARDWARE CO-SIMULATION OF DOWN CONVERTOR FOR WIRELESS COMMUNICATION...
Efficient Hardware Co-Simulation of Down Convertor for Wireless Communication...
Efficient Hardware Co-Simulation of Down Convertor for Wireless Communication...
Digital Implementation of Costas Loop with Carrier Recovery
Digital Implementation of Costas Loop with Carrier Recovery
FPGA based Efficient Interpolator design using DALUT Algorithm
FPGA based Efficient Interpolator design using DALUT Algorithm
FPGA based Efficient Interpolator design using DALUT Algorithm
FPGA based Efficient Interpolator design using DALUT Algorithm
iaetsd Software defined am transmitter using vhdl
iaetsd Software defined am transmitter using vhdl
Performance Analysis and Simulation of Decimator for Multirate Applications
Performance Analysis and Simulation of Decimator for Multirate Applications
Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...
Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...
FPGA Based Design of 32 Tap Band Pass FIR Filter Using Multiplier- Less Techn...
FPGA Based Design of 32 Tap Band Pass FIR Filter Using Multiplier- Less Techn...
Power efficient and high throughput of fir filter using block least mean squa...
Power efficient and high throughput of fir filter using block least mean squa...
IRJET- Direct Digital Synthesizer
IRJET- Direct Digital Synthesizer
IRJET- FPGA based Processor for Feature Detection in Ultra-Wide Band Radar
IRJET- FPGA based Processor for Feature Detection in Ultra-Wide Band Radar
IEEE_Peer_Reviewed_Paper_1
IEEE_Peer_Reviewed_Paper_1
Novel fpga design and implementation of digital up
Novel fpga design and implementation of digital up
IRJET- A Fully Digital Front-End Architecture for ECG Acquisition System with...
IRJET- A Fully Digital Front-End Architecture for ECG Acquisition System with...
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Call Girls in Nagpur High Profile
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
Suhani Kapoor
result management system report for college project
result management system report for college project
Tonystark477637
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
ranjana rawat
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
sanyuktamishra911
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
ranjana rawat
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Call Girls in Nagpur High Profile
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
KurinjimalarL3
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
upamatechverse
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Christo Ananth
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
SIVASHANKAR N
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
Asutosh Ranjan
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
M Maged Hegazy, LLM, MBA, CCP, P3O
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
rakeshbaidya232001
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Christo Ananth
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
upamatechverse
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
Recently uploaded
(20)
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
result management system report for college project
result management system report for college project
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
IRJET- A Digital Down Converter on Zynq SoC
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 09 | Sep 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.34 | ISO 9001:2008 Certified Journal | Page 1472 A Digital Down Converter on Zynq SoC P Sai Hanisha1, M Sailaja2 1Student, Dept. of ECE, JNTUK, Andhra Pradesh, India 2Professor, Dept. of ECE, JNTUK, Andhra Pradesh, India ---------------------------------------------------------------------***---------------------------------------------------------------------- Abstract - A typical communication system requires a receiver consisting of a digital down converter which mixes and down samples the received high sampled data for easy processing. The DDC developed in this work is for Air Borne radar receivers. When compared to all the signal processing techniques involved in a radar receiver, the performance of a DDC is significant in extraction of target data. To maximize the performance of DDC, the implementation is done on a System on Chip (SoC) which meets the flexibility ofaprocessor and programmability of a FPGA. In this work, a DDC is developed with two stage decimation and filtering. The order and type of the filters were optimally designed for efficient resource utilization. Additionally, a digital synthesizer is developed and taken as inputs for the DDC. This workpresents a complete DDC model with optimized decimation and filtering stages in comparison with different implementations. Key Words: Digital Down Converter, System On Chip, FPGA, LFM, Direct Digital Synthesizer, FIR filter 1. INTRODUCTION A digital down converter takes a band limited high sample rate digitized signal, mixes to a lower frequency and down samples to a required samplerate withefficientfiltering. The Digital Down Converter (DDC) has become the cornerstone technology for all the existing communication systems. Over the past several years, there was tremendous development in the digital signal processing systemsintermsof flexibility, processing capability and power consumption. So the implementations of the DDCs have started on several platforms like DSPs, GPUs, ASICs and FPGAs by improving their performances. The work presented in [1] has developed a multi-channel IF signal processing DDC based on a DSP but has issue with signal synchronicity. The GPU based implementation [2] could not meet the speed and programmability. The ASIC based implementation [3] could achieve the advantages a FPGA. The novel architectures provided in [4], [5], [6], [7] and [8] are appreciated but they could not the meet the specifications of air borne radars, where there is a requirement of compact on-field programmable devices. So the architecture designed and implemented in this paper consisted a optimal solution for the digital down conversion of air borneradarreceivers.The model also presented a waveform generation which can be used as a input for the down conversion chain. 1.1 Digital Down Conversion Model When compared to its analog counterpart, DDC is widely used in the recent radar receivers for its stability and consistency in amplitude and phase of the output signals. A DDC achieves this by Mixing to shift the signalspectrumfrom the selected carrier frequencies to baseband, Decimation to reduce the sample rate and Filtering to remove adjacent channels, minimize aliasing, and maximize the received signal-to-noise ratio (SNR) Fig -1: Proposed DDC Model Generally, the IF received after LNA and IF amplification will be beaten with a carrier signal which is synchronized with transmitter pulse. The required baseband signal is extracted by this mixing operation and is given to a low pass filter to extract the desired down converted frequencies. The resultant signal is then decimated to a lower sampling rate with required decimation rate. But in this model, the high sampled IF is generated using a synthesizer to check the operation of the system. This synthesizer can be used in the transmitter part when it is typically implemented. The proposed architecture is the basic implementation model which used DDS, complex multiplier and FIR filter stages which included decimation. 1.2 Waveform Generation In a radar system, the choice of a radar waveformplaysan crucial role in detecting the target. The transmitter synthesizes the high bandwidth data with selected pulse compression techniques for efficient detection. The pulse compression technique used in this paper is Linear Frequency Modulated Wave (LFM). It is generated at a pass band with high sampling rate with the help of control logic developed in this work. In radar applications, linear chirp is the most typically usedsignalstoachievepulsecompression. In LFM, the frequency linearly increases or decreases across the pulse. The instantaneous phase of the chirp signal is expressed as: DDS (LFM) DDS (Carrier) Complex multiplicat ion I and Q Splitter 2-stage filtering,de cimation I Q
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 09 | Sep 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.34 | ISO 9001:2008 Certified Journal | Page 1473 (t) = 2 (f0t + ½ kt2) Where f0 is the carrier frequency and k is the frequency sweep rate related to pulse duration Tp and Bandwidth B as K = B/Tp The instantaneous frequency is given by f(t) = d/dt((t)) = f0 + kt The instantaneous frequency is a linear functionoftime, and hence is called as linear frequency modulation. So the difference in the frequencies in a pulse can be achieved by changing the phase of the signal. The compiler core which is used to generate the chirp waveform is the DDS Compiler Core which takes in the phase increment values and produces a frequency difference in thepulseforthe required bandwidth, hence the chirp is obtained. 1.3 Mixing The mixing operation for the DDC is one of the important factors which decide the precision of theoutput.Itinvolvesa complex multiplication, hence the bit growth and more resource utilization. For the received signal tobringdownto the baseband, we require a synchronous carrier single tone to multiply with it. This mixing signal is generated by a local oscillator or more precisely, a numerically controlled oscillator (NCO). A frequency mixer accepts two signals,one input signal and one mixing signal that is generated by a local numerically controlled oscillator. The mixer then multiplies these signals together and output signals at the sum and the difference of the frequencies which are for the up and down conversionsrespectively.Thedownconversion only requires the difference term and the implementation is done accordingly. 1.3 Decimation and Filtering After the mixing operation, the primary objective is to decrease the sampling rate of the signal for easier handling of the signal. Decimation is a technique used to reduce the number of samples in a system. It includes two steps: a low pass anti-aliasing filter and down sampling. As down sampling reduces the sampling frequency, it is important to make sure that the Nyquistsamplingtheoremisstill satisfied otherwise aliasing will occur. For that reason, a low-pass filter as an anti-aliasingfilterisutilizedbeforethedown sampling. This process determines the SNR and dynamic range of the system. Also, the order of the filter determines the resource utilization of the system. Hence, the filtering parameters has to be carefully determined. 2. IMPLEMENTATION The hardware platform used in this work is Xilinx Zynq All Programmable System-on-Chip. The Zynq SoC integrates an ARM dual Cortex-A9 based processor system with Xilinx 7- series FPGA fabric and by doing so it provides the power, performanceand capacity benefits of an ASIC combinedwith the hardware programmability benefits of an FPGA. The programmability of the logic is done on FPGA part (PL) in Xilinx Vivado IDE tool IP integrator, whereas the application is developed in Xilinx SDK. This work is developed as a bare metal application. 2.1 Block Design The block design implemented in the IP integrator consists of the IPs which was provided by the Xilinx. The customization and control is done by the custom IPs in which the custom logic is developed for given specification. Fig -2: Proposed DDC Block design in Vivado The design shown in the fig 2 is the optimized design with some of the customized IPs. The ddc chain taks the inputs from the DDS compilers and mixes using Complexmultiplier compiler and then the resultant split IandQcomponents are decimated and filtered using the FIR compiler. 3. RESULTS The results show the simulation and the implemented outputs. The simulation is observed in the Xilinx Vivado simulator and the implemented outputs are collected from the serial port of the SoC and are analyzed using MATLAB. The DDC chain is also designed in the MATLAB using available DSP toolkit and the results are compared.
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 09 | Sep 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.34 | ISO 9001:2008 Certified Journal | Page 1474 The prominent issue considering the downconversionisthe bit slicing which has to be done in every stage. The outputs significantly lose its gain at every stage. Hence the re- quantization has to be done efficiently to avoid the loss. The resource utilization also varies according to the re- quantization which reduces the implementation cost Table -1: Resource Utilization RESOURCES FULL PRECISION (48-bit) RE-QUANTIZED (16-bit) DRAM 1526 1490 BRAM 469 9 SRAM 402 390 DSP 77 77 The above results showed the drastic improvement in resource utilization in terms of BRAM which significantly contributes to the area utilization. Fig -4: The optimized filter I and Q components Fig -5: Frequency Spectrum Comparison of obtained and MATLAB generated The figure 5 shows the comparison of the comparison frequency spectrum of the ideal and generated I and Q waveforms. The spectrum droop iscomparativelyisveryless even though there is a tremendous bit slicing in the down conversion stages. The SFDR achieved is around70dBwhich is fair enough for the practical systems. 4. CONCLUSIONS This work showed the efficient way of implementing the Digital Down Converter and high bandwidth waveform generation with fair SFDR. To save hardwarethedesignuses a cascade type design and re-quantization between the multiplication steps. The work shows that the re- quantization does not degrade the performance out of specification. The final conclusion is that the proposed architecture meets all requirements. REFERENCES [1] BoHuang , “Design and Implementation of Multi-channel Digital Down-converter Based on DSP” , 2011 International Conference on Computer Science and Network Technology [2] Xiao Ma, Lixia Deng, Yuping Zhao, “Implementation of a Digital Down Converter Using Graphics Processing Unit”, Proceedings of ICCT2013 [3] Naagesh S. Bhat, "DESIGN AND ASIC IMPLEMENTATION OF DUC/DDCFOR COMMUNICATION SYSTEMS" [4] Shyh-Jye Jou, Shou-Yang Wu, and Chorng-Kuang Wang “Low-Power Multirate Architecture for IF Digital Frequency Down Converter”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 45, NO. 11, NOVEMBER 1998 [5] Long Pang, Bocheng Zhu He Chen, Yizhuang Xie"AHighly Efficient Digital Down Converter in Wide Band Digital Radar Receiver", ICSP2012 Proceedings Fig -3: Simulation results at every stage
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 09 | Sep 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.34 | ISO 9001:2008 Certified Journal | Page 1475 [6] Hanyu Wang, Jinxiang Wang, Yu Lu, Fangfa Fu, " An Efficient Low-cost Fixed-point Digital Down Converter with Modified Filter Bank", 2013 IEEE [7] Xue Liu, Xin-Xin Yan, “Design andFPGAImplementationof a Reconfigurable Digital Down Converter for Wideband Applications”, IEEE TRANSACTIONS ON VERY LARGESCALE INTEGRATION (VLSI)SYSTEMS,VOL.25,NO.12,DECEMBER 2017
Download now