SlideShare a Scribd company logo
Integrated Platforms
Agenda
• About National Instruments
• Integrated Software Platform
• Standardized Hardware Interfaces
  – PXI
  – cRIO
National Instruments Overview
• Direct Operations in 40 Countries
• More Than 1,000 Products, 3,900 Employees, and
  600 Alliance Program Members
• Corporate Headquarters in Austin, Texas




             Direct Sales Offices

     Distributors
National Instruments India
•   Established in the year 1998
•   Headquartered in Bangalore
•   Established R&D unit (Bangalore) in the year 2004
•   Amongst the fastest growing NI branches, worldwide
•   Top brand recall in Test, Embedded & Measurement
    space, in India
          EFY Award twice for Design and Simulation Software for NI LabVIEW
Integrated Software Platforms

       LabVIEW
Graphical Development Environment




                • Compiled graphical development environment
                • Similar to flowcharting
                • Development time reduction of 4 to 10X
Customization but Made Easy
                                  Integration


                NI Toolkit                  Custom IP (from 3rd –parties/ partners)


                     Application Development Environments
          (LabVIEW, LabVIEW FPGA, Measurement Studio for VC++ & VB)

              PXI Express Bus (4 GB/s + Timing and Synchronization)



                          NI                 FPGA
  Custom Module
                         Module            Processor/s           Host Processor
         Conditioning                      Custom I/O
Customizable Off-the-Shelf Hardware with
    LabVIEW FPGA and Reconfigurable I/O




•Create custom I/O without knowledge of hardware design or VHDL
•Easily integrate with other I/O
•Simple interface to existing VHDL or Verilog
LabVIEW Everywhere
                                                                                       Sensor
                                                                                Embedded
                                                                                 (FPGA)
                                                                            Handheld
                                                                   Wireless

                                                            Networked I/O

                                                PC Boards

                                   Industrial Computer (PXI)

                      Tektronix Open Windows
                      Oscilloscopes

        Windows, Mac, Linux, Sun

   Workstation
NI LabVIEW FPGA Module


Host Interface VI

                                `




  FPGA VI
Compiling G for a FPGA
                   VI




                             VHDL

                                                Synthesis
              LabVIEW FPGA
                                    Xilinx
Compilation

                                             BitStream
                                     1001100011100110001110011
                                     0001110011000111001100011
                                     1001100011100110001110011
                                     0001110011000111001100011
                                     10011000111001100011
Component Level IP (CLIP)
   • Allows instantiation of any HDL IP on LabVIEW FPGA
   targets
        • No LabVIEW diagram dataflow restrictions
        • HDL can run in multiple clock domains
        • CLIP can interface to the LabVIEW FPGA code
   • Exposes to the user the full capability of the underlying
   FPGA technology
                 FPGA

Custom HDL        CLIP
Soft                          LabVIEW FPGA VI                    I/O
Processors        CLIP
Xilinx IP
Cores
Unified Environment for Multiple Platforms
Product Platforms

     PXI
Hardware Customization
Front-end     RF Interface   ADC/ DAC         FPGA Processor             Host Processor

                                                          Backplane

  Power        NI RF Up/      NI Adapter        IFRIO
 Amplifier   Downconverter     Module
                                                                          PXI Express
 Low Noise                   Integrated IO
                                               FlexRIO
                                                                          Controller
 Amplifier
                             Custom Adapter      .         PXI Express
 Switching    Custom Up/         Module          .         Backplane

             Downconverter                       .
  Filters
                                                FPGA
                                              Processor
PXI Combines Standard Technologies
                                    PXI backplane
PXI controller                      •Bus Technology
•OS Technology          Chassis     •Timing
•ADEs                               •Synchronization




                 Peripheral Slots
NI FlexRIO System Architecture

                                                                      Host PC

                                                      PXI




NI FlexRIO Adapter Module   NI FlexRIO FPGA Module          PXI Platform
• Interchangeable I/O       • Virtex-5 FPGA                 • Synchronization
• Customizable by users     • 132 digital I/O lines         • Clocking/triggers
• Adapter MDK               • 128 MB of DDR2 DRAM           • Power/cooling
                                                            • Data streaming
Custom I/O with Standardized Interfaces




    • Third-party adapter modules
    • Custom-design integration services

                   Module #1 of FlexRIO for Test
NI FlexRIO Adapter Module



•   Defined Interface
•   Defined Driver support for FPGA lines
•   Defines I/O for NI LabVIEW FPGA
•   Self identification
•   Custom connectivity
•   Adapter Module Development Kit

                        Module #1 of FlexRIO for Test
Custom Module Development

                                                       Xilinx Virtex-5 FPGA
                                                       CLIP      CLIP
                                                                        …      CLIP




                                       Socketed CLIP
                                                                                       PXI Bus
Custom Front End                                           LabVIEW FPGA VI

                                                       Socketed CLIP   Socketed CLIP


                                                         DRAM           DRAM
                                                         Memory         Memory


                   Module #1 of FlexRIO for Test
Product Platforms

Compact RIO
CompactRIO Reconfigurable Embedded System

Reconfigurable FPGA Circuitry                                               Extreme Durability
Custom hardware reliability, optimization                                   -40 to 70 °C temperature range
Flexible timing, triggering, synchronization                                50 G shock, Industrial certifications
                                                     179.6 mm (7.07 in)

 Real-Time OS
 200 MHz Pentium Class
 Reliable embedded control,
 analysis, and logging

                     88.1 mm (3.47 in)




 Isolated Industrial I/O
 Signal conditioning for ±80 mV to ±250 V             Small Size, Low Power Consumption
 Junction box integrated into module                  179.6 x 88.1 mm (7.07 x 3.47 in)
                                                      11 to 30 VDC power, 17 W max (7-10 W typ.)
NI CompactRIO Embedded System Architecture

             RIO FPGA                                              I/O       I/O
Real-Time Processor
                                                        I/O                        I/O




                                           Real-Time
                                           Controller
                                                        I/O                        I/O

                                                                   I/O       I/O


                      I/O
                                                              Signal
                        Modules            Connectivity
                                                              Conditioning   ADC
 • DC power with redundant supply inputs
 • 50 G shock
 • -40 to 70 C temperature
CompactRIO Software Integration
• Single development environment
• Now you can use the power of industry standard LabVIEW to
  design NI RIO™ FPGA hardware using intuitive graphical
  programming.
             FPGA VI




                                       Host VI
The Long Tail Opportunities
Thank You

More Related Content

What's hot

ComNet CNVETX1 Data Sheet
ComNet CNVETX1 Data SheetComNet CNVETX1 Data Sheet
ComNet CNVETX1 Data Sheet
JMAC Supply
 
MPU and MCU IP Cores from CAST
MPU and MCU IP Cores from CASTMPU and MCU IP Cores from CAST
MPU and MCU IP Cores from CAST
CAST, Inc.
 
Why rthplc v2
Why rthplc v2Why rthplc v2
Why rthplc v2
tanima123
 
Zynq architecture
Zynq architectureZynq architecture
Zynq architecture
Nguyen Le Hung Nguyen
 
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
Analog Devices, Inc.
 
MIPI DevCon 2016: Accelerating Software Development for MIPI CSI-2 Cameras
MIPI DevCon 2016: Accelerating Software Development for MIPI CSI-2 CamerasMIPI DevCon 2016: Accelerating Software Development for MIPI CSI-2 Cameras
MIPI DevCon 2016: Accelerating Software Development for MIPI CSI-2 Cameras
MIPI Alliance
 
Huss encoder &_decoder_ds
Huss encoder &_decoder_dsHuss encoder &_decoder_ds
Huss encoder &_decoder_ds
sanzen enterprises
 
Overview of Nios II Embedded Processor
Overview of Nios II Embedded ProcessorOverview of Nios II Embedded Processor
Overview of Nios II Embedded Processor
Altera Corporation
 
Assignmentdsp
AssignmentdspAssignmentdsp
Assignmentdsp
Amit Kumar
 
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IPCost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
CAST, Inc.
 
FPGA Camp - Intellitech Presentation
FPGA Camp - Intellitech PresentationFPGA Camp - Intellitech Presentation
FPGA Camp - Intellitech Presentation
FPGA Central
 
CAST BA22 32-bit Processor Design Seminar, 2/1/12
CAST BA22 32-bit Processor Design Seminar, 2/1/12CAST BA22 32-bit Processor Design Seminar, 2/1/12
CAST BA22 32-bit Processor Design Seminar, 2/1/12
CAST, Inc.
 
STS with Presto Engineering
STS with Presto EngineeringSTS with Presto Engineering
STS with Presto Engineering
Hank Lydick
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester Presentation
Muhammad Muzaffar Khan
 
STS _ TLF 2014 IDT
STS _ TLF 2014 IDTSTS _ TLF 2014 IDT
STS _ TLF 2014 IDT
Hank Lydick
 
High-Definition Rugged DVR - Case Study
High-Definition Rugged DVR - Case StudyHigh-Definition Rugged DVR - Case Study
High-Definition Rugged DVR - Case Study
Mistral Solutions
 
produse Evertz
produse Evertzproduse Evertz
produse Evertz
Ramona Popp, CCNA ITIL
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
Rameez Raja
 
Introduction to PROFINET - Derek Lane of Wago
Introduction to PROFINET -  Derek Lane of WagoIntroduction to PROFINET -  Derek Lane of Wago
Introduction to PROFINET - Derek Lane of Wago
PROFIBUS and PROFINET InternationaI - PI UK
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
ijceronline
 

What's hot (20)

ComNet CNVETX1 Data Sheet
ComNet CNVETX1 Data SheetComNet CNVETX1 Data Sheet
ComNet CNVETX1 Data Sheet
 
MPU and MCU IP Cores from CAST
MPU and MCU IP Cores from CASTMPU and MCU IP Cores from CAST
MPU and MCU IP Cores from CAST
 
Why rthplc v2
Why rthplc v2Why rthplc v2
Why rthplc v2
 
Zynq architecture
Zynq architectureZynq architecture
Zynq architecture
 
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
 
MIPI DevCon 2016: Accelerating Software Development for MIPI CSI-2 Cameras
MIPI DevCon 2016: Accelerating Software Development for MIPI CSI-2 CamerasMIPI DevCon 2016: Accelerating Software Development for MIPI CSI-2 Cameras
MIPI DevCon 2016: Accelerating Software Development for MIPI CSI-2 Cameras
 
Huss encoder &_decoder_ds
Huss encoder &_decoder_dsHuss encoder &_decoder_ds
Huss encoder &_decoder_ds
 
Overview of Nios II Embedded Processor
Overview of Nios II Embedded ProcessorOverview of Nios II Embedded Processor
Overview of Nios II Embedded Processor
 
Assignmentdsp
AssignmentdspAssignmentdsp
Assignmentdsp
 
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IPCost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
 
FPGA Camp - Intellitech Presentation
FPGA Camp - Intellitech PresentationFPGA Camp - Intellitech Presentation
FPGA Camp - Intellitech Presentation
 
CAST BA22 32-bit Processor Design Seminar, 2/1/12
CAST BA22 32-bit Processor Design Seminar, 2/1/12CAST BA22 32-bit Processor Design Seminar, 2/1/12
CAST BA22 32-bit Processor Design Seminar, 2/1/12
 
STS with Presto Engineering
STS with Presto EngineeringSTS with Presto Engineering
STS with Presto Engineering
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester Presentation
 
STS _ TLF 2014 IDT
STS _ TLF 2014 IDTSTS _ TLF 2014 IDT
STS _ TLF 2014 IDT
 
High-Definition Rugged DVR - Case Study
High-Definition Rugged DVR - Case StudyHigh-Definition Rugged DVR - Case Study
High-Definition Rugged DVR - Case Study
 
produse Evertz
produse Evertzproduse Evertz
produse Evertz
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
 
Introduction to PROFINET - Derek Lane of Wago
Introduction to PROFINET -  Derek Lane of WagoIntroduction to PROFINET -  Derek Lane of Wago
Introduction to PROFINET - Derek Lane of Wago
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
 

Similar to FPGA Camp - National Instruments Presentation

Velocity-EHF for Android
Velocity-EHF for AndroidVelocity-EHF for Android
Velocity-EHF for Android
michaeljfawcett
 
Xilinx manual
Xilinx manualXilinx manual
Xilinx manual
anilkusuma
 
Programmable logic device (PLD)
Programmable logic device (PLD)Programmable logic device (PLD)
Programmable logic device (PLD)
Sɐɐp ɐɥɯǝp
 
Fpga
FpgaFpga
Announcing Amazon EC2 F1 Instances with Custom FPGAs
Announcing Amazon EC2 F1 Instances with Custom FPGAsAnnouncing Amazon EC2 F1 Instances with Custom FPGAs
Announcing Amazon EC2 F1 Instances with Custom FPGAs
Amazon Web Services
 
Toward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGAToward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGA
ESUG
 
Tools for FPGA Development
Tools for FPGA DevelopmentTools for FPGA Development
Tools for FPGA Development
Brahim HAMADICHAREF
 
Avb Module Datasheet
Avb Module DatasheetAvb Module Datasheet
Avb Module Datasheet
Antoine Rouget
 
Introduction to Advanced embedded systems course
Introduction to Advanced embedded systems courseIntroduction to Advanced embedded systems course
Introduction to Advanced embedded systems course
anishgoel
 
Ip interfaces by faststream technologies
Ip interfaces by faststream technologiesIp interfaces by faststream technologies
Ip interfaces by faststream technologies
VishalMalhotra58
 
Flex Stack Rapid Prototyping System
Flex Stack Rapid Prototyping SystemFlex Stack Rapid Prototyping System
Flex Stack Rapid Prototyping System
frankp617
 
Aldec overview 2011-10 revised
Aldec overview 2011-10 revisedAldec overview 2011-10 revised
Aldec overview 2011-10 revised
Prateek Chopra
 
Smart logic
Smart logicSmart logic
FPGAs : An Overview
FPGAs : An OverviewFPGAs : An Overview
FPGAs : An Overview
Sanjiv Malik
 
Nios2 and ip core
Nios2 and ip coreNios2 and ip core
Nios2 and ip core
anishgoel
 
4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow
Maurizio Donna
 
ASIC VS FPGA.ppt
ASIC VS FPGA.pptASIC VS FPGA.ppt
ASIC VS FPGA.ppt
gopakumar885691
 
Cyclone IV FPGA Device
Cyclone IV FPGA DeviceCyclone IV FPGA Device
Cyclone IV FPGA Device
Premier Farnell
 
Introduction to EDA Tools
Introduction to EDA ToolsIntroduction to EDA Tools
Introduction to EDA Tools
venkatasuman1983
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER) International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
ijceronline
 

Similar to FPGA Camp - National Instruments Presentation (20)

Velocity-EHF for Android
Velocity-EHF for AndroidVelocity-EHF for Android
Velocity-EHF for Android
 
Xilinx manual
Xilinx manualXilinx manual
Xilinx manual
 
Programmable logic device (PLD)
Programmable logic device (PLD)Programmable logic device (PLD)
Programmable logic device (PLD)
 
Fpga
FpgaFpga
Fpga
 
Announcing Amazon EC2 F1 Instances with Custom FPGAs
Announcing Amazon EC2 F1 Instances with Custom FPGAsAnnouncing Amazon EC2 F1 Instances with Custom FPGAs
Announcing Amazon EC2 F1 Instances with Custom FPGAs
 
Toward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGAToward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGA
 
Tools for FPGA Development
Tools for FPGA DevelopmentTools for FPGA Development
Tools for FPGA Development
 
Avb Module Datasheet
Avb Module DatasheetAvb Module Datasheet
Avb Module Datasheet
 
Introduction to Advanced embedded systems course
Introduction to Advanced embedded systems courseIntroduction to Advanced embedded systems course
Introduction to Advanced embedded systems course
 
Ip interfaces by faststream technologies
Ip interfaces by faststream technologiesIp interfaces by faststream technologies
Ip interfaces by faststream technologies
 
Flex Stack Rapid Prototyping System
Flex Stack Rapid Prototyping SystemFlex Stack Rapid Prototyping System
Flex Stack Rapid Prototyping System
 
Aldec overview 2011-10 revised
Aldec overview 2011-10 revisedAldec overview 2011-10 revised
Aldec overview 2011-10 revised
 
Smart logic
Smart logicSmart logic
Smart logic
 
FPGAs : An Overview
FPGAs : An OverviewFPGAs : An Overview
FPGAs : An Overview
 
Nios2 and ip core
Nios2 and ip coreNios2 and ip core
Nios2 and ip core
 
4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow
 
ASIC VS FPGA.ppt
ASIC VS FPGA.pptASIC VS FPGA.ppt
ASIC VS FPGA.ppt
 
Cyclone IV FPGA Device
Cyclone IV FPGA DeviceCyclone IV FPGA Device
Cyclone IV FPGA Device
 
Introduction to EDA Tools
Introduction to EDA ToolsIntroduction to EDA Tools
Introduction to EDA Tools
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER) International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
 

More from FPGA Central

State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA CampState Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
FPGA Central
 
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA CampDESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
FPGA Central
 
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
FPGA Central
 
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CARhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
FPGA Central
 
Memory Interfaces & Controllers - Sandeep Kulkarni, Lattice
Memory Interfaces & Controllers - Sandeep Kulkarni, LatticeMemory Interfaces & Controllers - Sandeep Kulkarni, Lattice
Memory Interfaces & Controllers - Sandeep Kulkarni, Lattice
FPGA Central
 
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVCUpgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
FPGA Central
 
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
FPGA Central
 
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, XilinxMastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
FPGA Central
 
FPGA Camp - Softjin Presentation
FPGA Camp - Softjin PresentationFPGA Camp - Softjin Presentation
FPGA Camp - Softjin Presentation
FPGA Central
 
FPGA Camp - Introduction
FPGA Camp - IntroductionFPGA Camp - Introduction
FPGA Camp - Introduction
FPGA Central
 
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, XilinxToday's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
FPGA Central
 
FPGA Camp - Aldec Presentation
FPGA Camp - Aldec PresentationFPGA Camp - Aldec Presentation
FPGA Camp - Aldec Presentation
FPGA Central
 
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
FPGA Central
 

More from FPGA Central (13)

State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA CampState Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
 
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA CampDESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
 
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
 
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CARhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
 
Memory Interfaces & Controllers - Sandeep Kulkarni, Lattice
Memory Interfaces & Controllers - Sandeep Kulkarni, LatticeMemory Interfaces & Controllers - Sandeep Kulkarni, Lattice
Memory Interfaces & Controllers - Sandeep Kulkarni, Lattice
 
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVCUpgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
 
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
 
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, XilinxMastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
 
FPGA Camp - Softjin Presentation
FPGA Camp - Softjin PresentationFPGA Camp - Softjin Presentation
FPGA Camp - Softjin Presentation
 
FPGA Camp - Introduction
FPGA Camp - IntroductionFPGA Camp - Introduction
FPGA Camp - Introduction
 
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, XilinxToday's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
 
FPGA Camp - Aldec Presentation
FPGA Camp - Aldec PresentationFPGA Camp - Aldec Presentation
FPGA Camp - Aldec Presentation
 
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
 

Recently uploaded

“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”
Claudio Di Ciccio
 
Best 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERPBest 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERP
Pixlogix Infotech
 
GraphRAG for Life Science to increase LLM accuracy
GraphRAG for Life Science to increase LLM accuracyGraphRAG for Life Science to increase LLM accuracy
GraphRAG for Life Science to increase LLM accuracy
Tomaz Bratanic
 
Mariano G Tinti - Decoding SpaceX
Mariano G Tinti - Decoding SpaceXMariano G Tinti - Decoding SpaceX
Mariano G Tinti - Decoding SpaceX
Mariano Tinti
 
AI-Powered Food Delivery Transforming App Development in Saudi Arabia.pdf
AI-Powered Food Delivery Transforming App Development in Saudi Arabia.pdfAI-Powered Food Delivery Transforming App Development in Saudi Arabia.pdf
AI-Powered Food Delivery Transforming App Development in Saudi Arabia.pdf
Techgropse Pvt.Ltd.
 
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 202420240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
Matthew Sinclair
 
Generating privacy-protected synthetic data using Secludy and Milvus
Generating privacy-protected synthetic data using Secludy and MilvusGenerating privacy-protected synthetic data using Secludy and Milvus
Generating privacy-protected synthetic data using Secludy and Milvus
Zilliz
 
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with SlackLet's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
shyamraj55
 
Fueling AI with Great Data with Airbyte Webinar
Fueling AI with Great Data with Airbyte WebinarFueling AI with Great Data with Airbyte Webinar
Fueling AI with Great Data with Airbyte Webinar
Zilliz
 
Driving Business Innovation: Latest Generative AI Advancements & Success Story
Driving Business Innovation: Latest Generative AI Advancements & Success StoryDriving Business Innovation: Latest Generative AI Advancements & Success Story
Driving Business Innovation: Latest Generative AI Advancements & Success Story
Safe Software
 
Infrastructure Challenges in Scaling RAG with Custom AI models
Infrastructure Challenges in Scaling RAG with Custom AI modelsInfrastructure Challenges in Scaling RAG with Custom AI models
Infrastructure Challenges in Scaling RAG with Custom AI models
Zilliz
 
How to use Firebase Data Connect For Flutter
How to use Firebase Data Connect For FlutterHow to use Firebase Data Connect For Flutter
How to use Firebase Data Connect For Flutter
Daiki Mogmet Ito
 
CAKE: Sharing Slices of Confidential Data on Blockchain
CAKE: Sharing Slices of Confidential Data on BlockchainCAKE: Sharing Slices of Confidential Data on Blockchain
CAKE: Sharing Slices of Confidential Data on Blockchain
Claudio Di Ciccio
 
TrustArc Webinar - 2024 Global Privacy Survey
TrustArc Webinar - 2024 Global Privacy SurveyTrustArc Webinar - 2024 Global Privacy Survey
TrustArc Webinar - 2024 Global Privacy Survey
TrustArc
 
Taking AI to the Next Level in Manufacturing.pdf
Taking AI to the Next Level in Manufacturing.pdfTaking AI to the Next Level in Manufacturing.pdf
Taking AI to the Next Level in Manufacturing.pdf
ssuserfac0301
 
Serial Arm Control in Real Time Presentation
Serial Arm Control in Real Time PresentationSerial Arm Control in Real Time Presentation
Serial Arm Control in Real Time Presentation
tolgahangng
 
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development ProvidersYour One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
akankshawande
 
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfUnlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Malak Abu Hammad
 
June Patch Tuesday
June Patch TuesdayJune Patch Tuesday
June Patch Tuesday
Ivanti
 
Things to Consider When Choosing a Website Developer for your Website | FODUU
Things to Consider When Choosing a Website Developer for your Website | FODUUThings to Consider When Choosing a Website Developer for your Website | FODUU
Things to Consider When Choosing a Website Developer for your Website | FODUU
FODUU
 

Recently uploaded (20)

“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”
 
Best 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERPBest 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERP
 
GraphRAG for Life Science to increase LLM accuracy
GraphRAG for Life Science to increase LLM accuracyGraphRAG for Life Science to increase LLM accuracy
GraphRAG for Life Science to increase LLM accuracy
 
Mariano G Tinti - Decoding SpaceX
Mariano G Tinti - Decoding SpaceXMariano G Tinti - Decoding SpaceX
Mariano G Tinti - Decoding SpaceX
 
AI-Powered Food Delivery Transforming App Development in Saudi Arabia.pdf
AI-Powered Food Delivery Transforming App Development in Saudi Arabia.pdfAI-Powered Food Delivery Transforming App Development in Saudi Arabia.pdf
AI-Powered Food Delivery Transforming App Development in Saudi Arabia.pdf
 
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 202420240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
 
Generating privacy-protected synthetic data using Secludy and Milvus
Generating privacy-protected synthetic data using Secludy and MilvusGenerating privacy-protected synthetic data using Secludy and Milvus
Generating privacy-protected synthetic data using Secludy and Milvus
 
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with SlackLet's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
 
Fueling AI with Great Data with Airbyte Webinar
Fueling AI with Great Data with Airbyte WebinarFueling AI with Great Data with Airbyte Webinar
Fueling AI with Great Data with Airbyte Webinar
 
Driving Business Innovation: Latest Generative AI Advancements & Success Story
Driving Business Innovation: Latest Generative AI Advancements & Success StoryDriving Business Innovation: Latest Generative AI Advancements & Success Story
Driving Business Innovation: Latest Generative AI Advancements & Success Story
 
Infrastructure Challenges in Scaling RAG with Custom AI models
Infrastructure Challenges in Scaling RAG with Custom AI modelsInfrastructure Challenges in Scaling RAG with Custom AI models
Infrastructure Challenges in Scaling RAG with Custom AI models
 
How to use Firebase Data Connect For Flutter
How to use Firebase Data Connect For FlutterHow to use Firebase Data Connect For Flutter
How to use Firebase Data Connect For Flutter
 
CAKE: Sharing Slices of Confidential Data on Blockchain
CAKE: Sharing Slices of Confidential Data on BlockchainCAKE: Sharing Slices of Confidential Data on Blockchain
CAKE: Sharing Slices of Confidential Data on Blockchain
 
TrustArc Webinar - 2024 Global Privacy Survey
TrustArc Webinar - 2024 Global Privacy SurveyTrustArc Webinar - 2024 Global Privacy Survey
TrustArc Webinar - 2024 Global Privacy Survey
 
Taking AI to the Next Level in Manufacturing.pdf
Taking AI to the Next Level in Manufacturing.pdfTaking AI to the Next Level in Manufacturing.pdf
Taking AI to the Next Level in Manufacturing.pdf
 
Serial Arm Control in Real Time Presentation
Serial Arm Control in Real Time PresentationSerial Arm Control in Real Time Presentation
Serial Arm Control in Real Time Presentation
 
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development ProvidersYour One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
 
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfUnlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
 
June Patch Tuesday
June Patch TuesdayJune Patch Tuesday
June Patch Tuesday
 
Things to Consider When Choosing a Website Developer for your Website | FODUU
Things to Consider When Choosing a Website Developer for your Website | FODUUThings to Consider When Choosing a Website Developer for your Website | FODUU
Things to Consider When Choosing a Website Developer for your Website | FODUU
 

FPGA Camp - National Instruments Presentation

  • 2. Agenda • About National Instruments • Integrated Software Platform • Standardized Hardware Interfaces – PXI – cRIO
  • 3. National Instruments Overview • Direct Operations in 40 Countries • More Than 1,000 Products, 3,900 Employees, and 600 Alliance Program Members • Corporate Headquarters in Austin, Texas Direct Sales Offices Distributors
  • 4. National Instruments India • Established in the year 1998 • Headquartered in Bangalore • Established R&D unit (Bangalore) in the year 2004 • Amongst the fastest growing NI branches, worldwide • Top brand recall in Test, Embedded & Measurement space, in India EFY Award twice for Design and Simulation Software for NI LabVIEW
  • 6. Graphical Development Environment • Compiled graphical development environment • Similar to flowcharting • Development time reduction of 4 to 10X
  • 7. Customization but Made Easy Integration NI Toolkit Custom IP (from 3rd –parties/ partners) Application Development Environments (LabVIEW, LabVIEW FPGA, Measurement Studio for VC++ & VB) PXI Express Bus (4 GB/s + Timing and Synchronization) NI FPGA Custom Module Module Processor/s Host Processor Conditioning Custom I/O
  • 8. Customizable Off-the-Shelf Hardware with LabVIEW FPGA and Reconfigurable I/O •Create custom I/O without knowledge of hardware design or VHDL •Easily integrate with other I/O •Simple interface to existing VHDL or Verilog
  • 9. LabVIEW Everywhere Sensor Embedded (FPGA) Handheld Wireless Networked I/O PC Boards Industrial Computer (PXI) Tektronix Open Windows Oscilloscopes Windows, Mac, Linux, Sun Workstation
  • 10. NI LabVIEW FPGA Module Host Interface VI ` FPGA VI
  • 11. Compiling G for a FPGA VI VHDL Synthesis LabVIEW FPGA Xilinx Compilation BitStream 1001100011100110001110011 0001110011000111001100011 1001100011100110001110011 0001110011000111001100011 10011000111001100011
  • 12. Component Level IP (CLIP) • Allows instantiation of any HDL IP on LabVIEW FPGA targets • No LabVIEW diagram dataflow restrictions • HDL can run in multiple clock domains • CLIP can interface to the LabVIEW FPGA code • Exposes to the user the full capability of the underlying FPGA technology FPGA Custom HDL CLIP Soft LabVIEW FPGA VI I/O Processors CLIP Xilinx IP Cores
  • 13. Unified Environment for Multiple Platforms
  • 15. Hardware Customization Front-end RF Interface ADC/ DAC FPGA Processor Host Processor Backplane Power NI RF Up/ NI Adapter IFRIO Amplifier Downconverter Module PXI Express Low Noise Integrated IO FlexRIO Controller Amplifier Custom Adapter . PXI Express Switching Custom Up/ Module . Backplane Downconverter . Filters FPGA Processor
  • 16. PXI Combines Standard Technologies PXI backplane PXI controller •Bus Technology •OS Technology Chassis •Timing •ADEs •Synchronization Peripheral Slots
  • 17. NI FlexRIO System Architecture Host PC PXI NI FlexRIO Adapter Module NI FlexRIO FPGA Module PXI Platform • Interchangeable I/O • Virtex-5 FPGA • Synchronization • Customizable by users • 132 digital I/O lines • Clocking/triggers • Adapter MDK • 128 MB of DDR2 DRAM • Power/cooling • Data streaming
  • 18. Custom I/O with Standardized Interfaces • Third-party adapter modules • Custom-design integration services Module #1 of FlexRIO for Test
  • 19. NI FlexRIO Adapter Module • Defined Interface • Defined Driver support for FPGA lines • Defines I/O for NI LabVIEW FPGA • Self identification • Custom connectivity • Adapter Module Development Kit Module #1 of FlexRIO for Test
  • 20. Custom Module Development Xilinx Virtex-5 FPGA CLIP CLIP … CLIP Socketed CLIP PXI Bus Custom Front End LabVIEW FPGA VI Socketed CLIP Socketed CLIP DRAM DRAM Memory Memory Module #1 of FlexRIO for Test
  • 22. CompactRIO Reconfigurable Embedded System Reconfigurable FPGA Circuitry Extreme Durability Custom hardware reliability, optimization -40 to 70 °C temperature range Flexible timing, triggering, synchronization 50 G shock, Industrial certifications 179.6 mm (7.07 in) Real-Time OS 200 MHz Pentium Class Reliable embedded control, analysis, and logging 88.1 mm (3.47 in) Isolated Industrial I/O Signal conditioning for ±80 mV to ±250 V Small Size, Low Power Consumption Junction box integrated into module 179.6 x 88.1 mm (7.07 x 3.47 in) 11 to 30 VDC power, 17 W max (7-10 W typ.)
  • 23. NI CompactRIO Embedded System Architecture RIO FPGA I/O I/O Real-Time Processor I/O I/O Real-Time Controller I/O I/O I/O I/O I/O Signal Modules Connectivity Conditioning ADC • DC power with redundant supply inputs • 50 G shock • -40 to 70 C temperature
  • 24. CompactRIO Software Integration • Single development environment • Now you can use the power of industry standard LabVIEW to design NI RIO™ FPGA hardware using intuitive graphical programming. FPGA VI Host VI
  • 25. The Long Tail Opportunities