SlideShare a Scribd company logo
Cost-Effective System
  Continuation using Xilinx
FPGAs and Legacy Processor IP
          Nikos Zervas
      VP Marketing, CAST, Inc.


                  1        November 6, 2011
Why System Continuation?
    Many 10 – 20 year old
    systems are still viable …

    … but finding parts to
    replace their old
    processors is often
    impossible.




                2            November 6, 2011
Why System Continuation?

• One good solution in some cases:
  – Use legacy IP cores, e.g., 68000.
  – Implemented in a Xilinx FPGA.


• Modern FPGA features also provide
  opportunities for further system
  improvement.


                           3            November 6, 2011
Extending EoL’d Systems

• How to extend the life of products using
  processor chips past their End of Life?
  1. Replace with a currently-available chip, rewriting
     software as necessary.
  2. Emulate old processor using extra cycles
     available with a new processor.
  3. Develop your own plug-in, instruction set
     compatible replacement with IP on an FPGA.
• Some significant challenges with #1 …

                          4          November 6, 2011
1. Chip Replacement Challenges
• Making modern chip work with old software.
  The customer initially might have considered replacing
  the original 68HC11 hardware with a completely
  different processor, but this approach would have
  required replacing the application software. That would
  have been a daunting task, because the software was
  written in tight relation to 68HC11 instructions and
  internal peripherals. Consequently, switching to a new
  processor would have required considerable effort and
  time just for the software redesign.
                     Using FPGAs to avoid microprocessor obsolescence,
                      John Swan and Tomek Krzyzak, EE Times, 3/5/2008


                              5               November 6, 2011
1. Chip Replacement Challenges

• Re-satisfying Food and Drug Administration or
  similar regulatory certification requirements.
  The original customer for this design makes air data
  computers, and projects demand to continue well
  beyond when the "obsolete part stock" quantities of
  the Z8000 will be around. Since the software for this
  system has to be FAA certified, changing even one
  line of code is horrendously expensive.
     Monte Dalrymplr, EDAboard discussion http://www.edaboard.co.uk/obsolete-
                                   processors- resurected-in-fpgas-t414369.html




                                     6               November 6, 2011
2. Replacement via Emulation

• Take advantage of the extra capacity of a
  modern processor to run an emulation of the
  legacy device.
• Reuses existing application software—good—
  but introduces new code and timing
  challenges—bad.
• Effort to resolve these challenges can be
  significant, eroding profit to be gained by
  system life extension.

                         7        November 6, 2011
3. Exact Replacement Can Work

• We’ve found that exact replacement using
  IP on an FPGA is the best solution for many
  customers.
• HAPA AG used 68000 IP/FPGA to
  continue life of 15-year-old stepper
  motor control system in pharma-
  ceutical printers. Physical space
  saving enabled new platform
  improvements.

                        8         November 6, 2011
Exact Replacement Examples
• Sunplus Technology
  extended market life of
  early Sega game consoles
  replacing obsolete 68000
  chip with IP/FPGA.
• A Japanese system manufacturer intends to
  keep critical 68000-based traffic operation
  control systems functioning several more
  years by replacing end-of-life’d chips with
  FPGAs implementing the C68000.

                       9         November 6, 2011
Exact Replacement Examples

• ThyssenKrupp Elevator used the C80188EC
  core and Australia’s Defense Science &
  Technology used the 80186EB core to retain
  the advantages of still running Windows 3.1
  for Intel® 80C188EC processor chips.
• Fabless provider Innovasic Semiconductor
  cost-effectively developed new niche markets
  for 8051 and 80186 discrete chips using CAST
  controller cores

                       10       November 6, 2011
Replacement Approach Factors
• End User Product Life — Longer life increases chance your new processor
  chip will also become obsolete, so using IP makes sense.
• Software Code Language and Volume — How much assembler code must
  be rewritten to run with a new processor chip? If software is small and
  mostly in C, rewriting it for a new processor chip may be easier than using
  processor IP.
• Licensee’s IC Units per Year — If unit volume is 10 or fewer each
  year, then future revenue is unlikely to justify the expense of redesigning
  with a new processor.
• Number of Peripheral Circuits — Peripherals may also be nearing (or past)
  the end of their availability. If so and if many, then starting with a new
  processor and its modern peripherals makes sense.




                                      11              November 6, 2011
Replacement Approach Factors
• End-User Equipment Cost — Future revenue rarely justifies the
  costs of switching to new processor for inexpensive
  products, unless expected annual unit volume is very high.
• Processor-Specific Chip and Programming Experience — If the
  original programmers of the legacy processor are no longer
  available, then continuing maintenance will be difficult, possibly
  moreso than switching to a newer processor.
• Experience using IP and FPGAs — If design team has little such
  experience, then using a discrete processor chip is likely the better
  approach.




                                   12             November 6, 2011
Case Study: 68000 Replacement IP
• CISC processors
• Began 1979 with
  Motorola MC68000
• 32-bit internal and
  16-bit internal
• Later second-sourced
  by others
• Dominant in its day:
  Sun & Apollo
  workstations; Amiga &
  Apple PCs; LaserWriters
• CAST core introduced
  2000, works identically, includes peripheral interfaces, adds JTAG


                                   13            November 6, 2011
Planning A Replacement Project
• Two steps:
  1. Verify that the IP core is really software
     compatible.
  2. Merge other functions from the board into the
     FPGA if possible.


• For example,
  consider
  this system


                         14        November 6, 2011
Planning A Replacement Project

• Conceptually,
   the IP core
  just replaces
  the discrete
  chip




                  15   November 6, 2011
Planning A Replacement Project
• In practice,
  also need to:
   – Burn ROM
     image into
     FPGA, and
   – Control RAM
     through FPGA
• System I/Os should be initialized by bootstrap
  code in ROM
• System should start functioning
  normally, verifying correct operation in the IP
  core

                          16        November 6, 2011
Planning A Replacement Project

• Next step:
  integrate
  additional
  functions
  to take
  advantage of
  any extra capacity in FPGA.
• For example, I/O 1 and I/O 2 might fit.


                        17        November 6, 2011
Other Opportunities

• Many legacy IP core netlists available, e.g.
  – 8051 and 80251      – 8254 Timer/Counter
  – 6502 & 65C03        – UARTs
  – 80186 & variations – 8237 & 82380 DMA Cont.
  – 80188EC             – 32025 DSP
  – 68000 16- & 32-bit versions
• Or buy IP core in RTL and modify yourself (or
  contract with IP vendor)

                         18        November 6, 2011
Conclusions
• Extending product lifetime past EoL of
  processor chips can pay off.
• Using an IP core in a Xilinx FPGA is the
  easiest, cost cost-effective approach
  for some situations.
• Vendors like CAST have a variety of
  proven, legacy processor IP available.
• We can help you choose the best
  approach and best IP for your
  particular project.

                          19         November 6, 2011

More Related Content

What's hot

FPGA Inference - DellEMC SURFsara
FPGA Inference - DellEMC SURFsaraFPGA Inference - DellEMC SURFsara
FPGA Inference - DellEMC SURFsara
Intel IT Center
 
Introducing the ADSP BF609 Blackfin Processors
Introducing the ADSP BF609 Blackfin ProcessorsIntroducing the ADSP BF609 Blackfin Processors
Introducing the ADSP BF609 Blackfin Processors
Analog Devices, Inc.
 
39245196 intro-es-iii
39245196 intro-es-iii39245196 intro-es-iii
39245196 intro-es-iii
Embeddedbvp
 
clCaffe*: Unleashing the Power of Intel Graphics for Deep Learning Acceleration
clCaffe*: Unleashing the Power of Intel Graphics for Deep Learning AccelerationclCaffe*: Unleashing the Power of Intel Graphics for Deep Learning Acceleration
clCaffe*: Unleashing the Power of Intel Graphics for Deep Learning Acceleration
Intel® Software
 
Stratix V FPGA Intro Presentation
Stratix V FPGA Intro PresentationStratix V FPGA Intro Presentation
Stratix V FPGA Intro Presentation
Altera Corporation
 
Intel® Open Image Denoise: Optimized CPU Denoising | SIGGRAPH 2019 Technical ...
Intel® Open Image Denoise: Optimized CPU Denoising | SIGGRAPH 2019 Technical ...Intel® Open Image Denoise: Optimized CPU Denoising | SIGGRAPH 2019 Technical ...
Intel® Open Image Denoise: Optimized CPU Denoising | SIGGRAPH 2019 Technical ...
Intel® Software
 
Ultra HD Video Scaling: Low-Power HW FF vs. CNN-based Super-Resolution
Ultra HD Video Scaling: Low-Power HW FF vs. CNN-based Super-ResolutionUltra HD Video Scaling: Low-Power HW FF vs. CNN-based Super-Resolution
Ultra HD Video Scaling: Low-Power HW FF vs. CNN-based Super-Resolution
Intel® Software
 
Implementing AI: Hardware Challenges: Ultra-Low Power AI at the Edge with Lat...
Implementing AI: Hardware Challenges: Ultra-Low Power AI at the Edge with Lat...Implementing AI: Hardware Challenges: Ultra-Low Power AI at the Edge with Lat...
Implementing AI: Hardware Challenges: Ultra-Low Power AI at the Edge with Lat...
KTN
 
Implementing AI: Hardware Challenges: Heterogeneous and Adaptive Computing fo...
Implementing AI: Hardware Challenges: Heterogeneous and Adaptive Computing fo...Implementing AI: Hardware Challenges: Heterogeneous and Adaptive Computing fo...
Implementing AI: Hardware Challenges: Heterogeneous and Adaptive Computing fo...
KTN
 
DSP by FPGA
DSP by FPGADSP by FPGA
DSP by FPGA
Abhijay Sisodia
 
Assignmentdsp
AssignmentdspAssignmentdsp
Assignmentdsp
Amit Kumar
 
Jetson AGX Xavier and the New Era of Autonomous Machines
Jetson AGX Xavier and the New Era of Autonomous MachinesJetson AGX Xavier and the New Era of Autonomous Machines
Jetson AGX Xavier and the New Era of Autonomous Machines
Dustin Franklin
 
"The Xilinx AI Engine: High Performance with Future-proof Architecture Adapta...
"The Xilinx AI Engine: High Performance with Future-proof Architecture Adapta..."The Xilinx AI Engine: High Performance with Future-proof Architecture Adapta...
"The Xilinx AI Engine: High Performance with Future-proof Architecture Adapta...
Edge AI and Vision Alliance
 
System on Chip (SoC) for mobile phones
System on Chip (SoC) for mobile phonesSystem on Chip (SoC) for mobile phones
System on Chip (SoC) for mobile phones
Jeffrey Funk
 
Snapdragon SoC and ARMv7 Architecture
Snapdragon SoC and ARMv7 ArchitectureSnapdragon SoC and ARMv7 Architecture
Snapdragon SoC and ARMv7 Architecture
Santosh Verma
 
FPGA/Reconfigurable computing (HPRC)
FPGA/Reconfigurable computing (HPRC)FPGA/Reconfigurable computing (HPRC)
FPGA/Reconfigurable computing (HPRC)
rinnocente
 
Intel Microarchitecture (Nehalem) and its Applications on Videogames
Intel Microarchitecture (Nehalem) and its Applications on VideogamesIntel Microarchitecture (Nehalem) and its Applications on Videogames
Intel Microarchitecture (Nehalem) and its Applications on Videogames
jafapatron
 
Ray Tracing with Intel® Embree and Intel® OSPRay: Use Cases and Updates | SIG...
Ray Tracing with Intel® Embree and Intel® OSPRay: Use Cases and Updates | SIG...Ray Tracing with Intel® Embree and Intel® OSPRay: Use Cases and Updates | SIG...
Ray Tracing with Intel® Embree and Intel® OSPRay: Use Cases and Updates | SIG...
Intel® Software
 
Bring Intelligent Motion Using Reinforcement Learning Engines | SIGGRAPH 2019...
Bring Intelligent Motion Using Reinforcement Learning Engines | SIGGRAPH 2019...Bring Intelligent Motion Using Reinforcement Learning Engines | SIGGRAPH 2019...
Bring Intelligent Motion Using Reinforcement Learning Engines | SIGGRAPH 2019...
Intel® Software
 
Fpga video capturing
Fpga video capturingFpga video capturing
Fpga video capturing
shehryar88
 

What's hot (20)

FPGA Inference - DellEMC SURFsara
FPGA Inference - DellEMC SURFsaraFPGA Inference - DellEMC SURFsara
FPGA Inference - DellEMC SURFsara
 
Introducing the ADSP BF609 Blackfin Processors
Introducing the ADSP BF609 Blackfin ProcessorsIntroducing the ADSP BF609 Blackfin Processors
Introducing the ADSP BF609 Blackfin Processors
 
39245196 intro-es-iii
39245196 intro-es-iii39245196 intro-es-iii
39245196 intro-es-iii
 
clCaffe*: Unleashing the Power of Intel Graphics for Deep Learning Acceleration
clCaffe*: Unleashing the Power of Intel Graphics for Deep Learning AccelerationclCaffe*: Unleashing the Power of Intel Graphics for Deep Learning Acceleration
clCaffe*: Unleashing the Power of Intel Graphics for Deep Learning Acceleration
 
Stratix V FPGA Intro Presentation
Stratix V FPGA Intro PresentationStratix V FPGA Intro Presentation
Stratix V FPGA Intro Presentation
 
Intel® Open Image Denoise: Optimized CPU Denoising | SIGGRAPH 2019 Technical ...
Intel® Open Image Denoise: Optimized CPU Denoising | SIGGRAPH 2019 Technical ...Intel® Open Image Denoise: Optimized CPU Denoising | SIGGRAPH 2019 Technical ...
Intel® Open Image Denoise: Optimized CPU Denoising | SIGGRAPH 2019 Technical ...
 
Ultra HD Video Scaling: Low-Power HW FF vs. CNN-based Super-Resolution
Ultra HD Video Scaling: Low-Power HW FF vs. CNN-based Super-ResolutionUltra HD Video Scaling: Low-Power HW FF vs. CNN-based Super-Resolution
Ultra HD Video Scaling: Low-Power HW FF vs. CNN-based Super-Resolution
 
Implementing AI: Hardware Challenges: Ultra-Low Power AI at the Edge with Lat...
Implementing AI: Hardware Challenges: Ultra-Low Power AI at the Edge with Lat...Implementing AI: Hardware Challenges: Ultra-Low Power AI at the Edge with Lat...
Implementing AI: Hardware Challenges: Ultra-Low Power AI at the Edge with Lat...
 
Implementing AI: Hardware Challenges: Heterogeneous and Adaptive Computing fo...
Implementing AI: Hardware Challenges: Heterogeneous and Adaptive Computing fo...Implementing AI: Hardware Challenges: Heterogeneous and Adaptive Computing fo...
Implementing AI: Hardware Challenges: Heterogeneous and Adaptive Computing fo...
 
DSP by FPGA
DSP by FPGADSP by FPGA
DSP by FPGA
 
Assignmentdsp
AssignmentdspAssignmentdsp
Assignmentdsp
 
Jetson AGX Xavier and the New Era of Autonomous Machines
Jetson AGX Xavier and the New Era of Autonomous MachinesJetson AGX Xavier and the New Era of Autonomous Machines
Jetson AGX Xavier and the New Era of Autonomous Machines
 
"The Xilinx AI Engine: High Performance with Future-proof Architecture Adapta...
"The Xilinx AI Engine: High Performance with Future-proof Architecture Adapta..."The Xilinx AI Engine: High Performance with Future-proof Architecture Adapta...
"The Xilinx AI Engine: High Performance with Future-proof Architecture Adapta...
 
System on Chip (SoC) for mobile phones
System on Chip (SoC) for mobile phonesSystem on Chip (SoC) for mobile phones
System on Chip (SoC) for mobile phones
 
Snapdragon SoC and ARMv7 Architecture
Snapdragon SoC and ARMv7 ArchitectureSnapdragon SoC and ARMv7 Architecture
Snapdragon SoC and ARMv7 Architecture
 
FPGA/Reconfigurable computing (HPRC)
FPGA/Reconfigurable computing (HPRC)FPGA/Reconfigurable computing (HPRC)
FPGA/Reconfigurable computing (HPRC)
 
Intel Microarchitecture (Nehalem) and its Applications on Videogames
Intel Microarchitecture (Nehalem) and its Applications on VideogamesIntel Microarchitecture (Nehalem) and its Applications on Videogames
Intel Microarchitecture (Nehalem) and its Applications on Videogames
 
Ray Tracing with Intel® Embree and Intel® OSPRay: Use Cases and Updates | SIG...
Ray Tracing with Intel® Embree and Intel® OSPRay: Use Cases and Updates | SIG...Ray Tracing with Intel® Embree and Intel® OSPRay: Use Cases and Updates | SIG...
Ray Tracing with Intel® Embree and Intel® OSPRay: Use Cases and Updates | SIG...
 
Bring Intelligent Motion Using Reinforcement Learning Engines | SIGGRAPH 2019...
Bring Intelligent Motion Using Reinforcement Learning Engines | SIGGRAPH 2019...Bring Intelligent Motion Using Reinforcement Learning Engines | SIGGRAPH 2019...
Bring Intelligent Motion Using Reinforcement Learning Engines | SIGGRAPH 2019...
 
Fpga video capturing
Fpga video capturingFpga video capturing
Fpga video capturing
 

Similar to Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP

SCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
SCFE 2020 OpenCAPI presentation as part of OpenPWOER TutorialSCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
SCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
Ganesan Narayanasamy
 
OpenCAPI Technology Ecosystem
OpenCAPI Technology EcosystemOpenCAPI Technology Ecosystem
OpenCAPI Technology Ecosystem
Ganesan Narayanasamy
 
Intel Distribution for Python - Scaling for HPC and Big Data
Intel Distribution for Python - Scaling for HPC and Big DataIntel Distribution for Python - Scaling for HPC and Big Data
Intel Distribution for Python - Scaling for HPC and Big Data
DESMOND YUEN
 
E3MV - Embedded Vision - Sundance
E3MV - Embedded Vision - SundanceE3MV - Embedded Vision - Sundance
E3MV - Embedded Vision - Sundance
Sundance Multiprocessor Technology Ltd.
 
Using a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application PerformanceUsing a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application Performance
Odinot Stanislas
 
OpenPOWER Acceleration of HPCC Systems
OpenPOWER Acceleration of HPCC SystemsOpenPOWER Acceleration of HPCC Systems
OpenPOWER Acceleration of HPCC Systems
HPCC Systems
 
Intel python 2017
Intel python 2017Intel python 2017
Intel python 2017
DESMOND YUEN
 
Python* Scalability in Production Environments
Python* Scalability in Production EnvironmentsPython* Scalability in Production Environments
Python* Scalability in Production Environments
Intel® Software
 
Large customers want postgresql too !!
Large customers want postgresql too !!Large customers want postgresql too !!
Large customers want postgresql too !!
rosensteel
 
OWF14 - Plenary Session : Thibaud Besson, IBM POWER Systems Specialist
OWF14 - Plenary Session : Thibaud Besson, IBM POWER Systems SpecialistOWF14 - Plenary Session : Thibaud Besson, IBM POWER Systems Specialist
OWF14 - Plenary Session : Thibaud Besson, IBM POWER Systems Specialist
Paris Open Source Summit
 
EXASXALE COMPUTING
EXASXALE COMPUTINGEXASXALE COMPUTING
EXASXALE COMPUTING
balakrishnan Bsk
 
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Cesar Maciel
 
INCOSE Colorado Front Range Chapter Presentation - Technology Impact on Compu...
INCOSE Colorado Front Range Chapter Presentation - Technology Impact on Compu...INCOSE Colorado Front Range Chapter Presentation - Technology Impact on Compu...
INCOSE Colorado Front Range Chapter Presentation - Technology Impact on Compu...
INCOSE Colorado Front Range Chapter
 
Ceph Community Talk on High-Performance Solid Sate Ceph
Ceph Community Talk on High-Performance Solid Sate Ceph Ceph Community Talk on High-Performance Solid Sate Ceph
Ceph Community Talk on High-Performance Solid Sate Ceph
Ceph Community
 
Ppt quick logic
Ppt quick logicPpt quick logic
Ppt quick logic
Sakshi Bhargava
 
GTC15-Manoj-Roge-OpenPOWER
GTC15-Manoj-Roge-OpenPOWERGTC15-Manoj-Roge-OpenPOWER
GTC15-Manoj-Roge-OpenPOWER
Achronix
 
Infrastructure et serveurs HP
Infrastructure et serveurs HPInfrastructure et serveurs HP
Infrastructure et serveurs HP
Procontact Informatique
 
Ceph Day Beijing - Storage Modernization with Intel and Ceph
Ceph Day Beijing - Storage Modernization with Intel and CephCeph Day Beijing - Storage Modernization with Intel and Ceph
Ceph Day Beijing - Storage Modernization with Intel and Ceph
Danielle Womboldt
 
Ceph Day Beijing - Storage Modernization with Intel & Ceph
Ceph Day Beijing - Storage Modernization with Intel & Ceph Ceph Day Beijing - Storage Modernization with Intel & Ceph
Ceph Day Beijing - Storage Modernization with Intel & Ceph
Ceph Community
 
Intel - optimizing ceph performance by leveraging intel® optane™ and 3 d nand...
Intel - optimizing ceph performance by leveraging intel® optane™ and 3 d nand...Intel - optimizing ceph performance by leveraging intel® optane™ and 3 d nand...
Intel - optimizing ceph performance by leveraging intel® optane™ and 3 d nand...
inwin stack
 

Similar to Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP (20)

SCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
SCFE 2020 OpenCAPI presentation as part of OpenPWOER TutorialSCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
SCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
 
OpenCAPI Technology Ecosystem
OpenCAPI Technology EcosystemOpenCAPI Technology Ecosystem
OpenCAPI Technology Ecosystem
 
Intel Distribution for Python - Scaling for HPC and Big Data
Intel Distribution for Python - Scaling for HPC and Big DataIntel Distribution for Python - Scaling for HPC and Big Data
Intel Distribution for Python - Scaling for HPC and Big Data
 
E3MV - Embedded Vision - Sundance
E3MV - Embedded Vision - SundanceE3MV - Embedded Vision - Sundance
E3MV - Embedded Vision - Sundance
 
Using a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application PerformanceUsing a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application Performance
 
OpenPOWER Acceleration of HPCC Systems
OpenPOWER Acceleration of HPCC SystemsOpenPOWER Acceleration of HPCC Systems
OpenPOWER Acceleration of HPCC Systems
 
Intel python 2017
Intel python 2017Intel python 2017
Intel python 2017
 
Python* Scalability in Production Environments
Python* Scalability in Production EnvironmentsPython* Scalability in Production Environments
Python* Scalability in Production Environments
 
Large customers want postgresql too !!
Large customers want postgresql too !!Large customers want postgresql too !!
Large customers want postgresql too !!
 
OWF14 - Plenary Session : Thibaud Besson, IBM POWER Systems Specialist
OWF14 - Plenary Session : Thibaud Besson, IBM POWER Systems SpecialistOWF14 - Plenary Session : Thibaud Besson, IBM POWER Systems Specialist
OWF14 - Plenary Session : Thibaud Besson, IBM POWER Systems Specialist
 
EXASXALE COMPUTING
EXASXALE COMPUTINGEXASXALE COMPUTING
EXASXALE COMPUTING
 
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
 
INCOSE Colorado Front Range Chapter Presentation - Technology Impact on Compu...
INCOSE Colorado Front Range Chapter Presentation - Technology Impact on Compu...INCOSE Colorado Front Range Chapter Presentation - Technology Impact on Compu...
INCOSE Colorado Front Range Chapter Presentation - Technology Impact on Compu...
 
Ceph Community Talk on High-Performance Solid Sate Ceph
Ceph Community Talk on High-Performance Solid Sate Ceph Ceph Community Talk on High-Performance Solid Sate Ceph
Ceph Community Talk on High-Performance Solid Sate Ceph
 
Ppt quick logic
Ppt quick logicPpt quick logic
Ppt quick logic
 
GTC15-Manoj-Roge-OpenPOWER
GTC15-Manoj-Roge-OpenPOWERGTC15-Manoj-Roge-OpenPOWER
GTC15-Manoj-Roge-OpenPOWER
 
Infrastructure et serveurs HP
Infrastructure et serveurs HPInfrastructure et serveurs HP
Infrastructure et serveurs HP
 
Ceph Day Beijing - Storage Modernization with Intel and Ceph
Ceph Day Beijing - Storage Modernization with Intel and CephCeph Day Beijing - Storage Modernization with Intel and Ceph
Ceph Day Beijing - Storage Modernization with Intel and Ceph
 
Ceph Day Beijing - Storage Modernization with Intel & Ceph
Ceph Day Beijing - Storage Modernization with Intel & Ceph Ceph Day Beijing - Storage Modernization with Intel & Ceph
Ceph Day Beijing - Storage Modernization with Intel & Ceph
 
Intel - optimizing ceph performance by leveraging intel® optane™ and 3 d nand...
Intel - optimizing ceph performance by leveraging intel® optane™ and 3 d nand...Intel - optimizing ceph performance by leveraging intel® optane™ and 3 d nand...
Intel - optimizing ceph performance by leveraging intel® optane™ and 3 d nand...
 

More from CAST, Inc.

CAST - Securing your SoC with GEON
CAST - Securing your SoC with GEONCAST - Securing your SoC with GEON
CAST - Securing your SoC with GEON
CAST, Inc.
 
Automotive Challenges Addressed by Standard and Non-Standard Based IP
Automotive Challenges Addressed by Standard and Non-Standard Based IPAutomotive Challenges Addressed by Standard and Non-Standard Based IP
Automotive Challenges Addressed by Standard and Non-Standard Based IP
CAST, Inc.
 
Automotive Interconnect Challenges
Automotive Interconnect ChallengesAutomotive Interconnect Challenges
Automotive Interconnect Challenges
CAST, Inc.
 
Back to the Future. The End of IoT
Back to the Future. The End of IoTBack to the Future. The End of IoT
Back to the Future. The End of IoT
CAST, Inc.
 
Using GZIP Data Compression to Reduce Power Consumption in IoT Devices
Using GZIP Data Compression to Reduce Power Consumption in IoT DevicesUsing GZIP Data Compression to Reduce Power Consumption in IoT Devices
Using GZIP Data Compression to Reduce Power Consumption in IoT Devices
CAST, Inc.
 
Building IP Vendor Trust
Building IP Vendor TrustBuilding IP Vendor Trust
Building IP Vendor Trust
CAST, Inc.
 

More from CAST, Inc. (6)

CAST - Securing your SoC with GEON
CAST - Securing your SoC with GEONCAST - Securing your SoC with GEON
CAST - Securing your SoC with GEON
 
Automotive Challenges Addressed by Standard and Non-Standard Based IP
Automotive Challenges Addressed by Standard and Non-Standard Based IPAutomotive Challenges Addressed by Standard and Non-Standard Based IP
Automotive Challenges Addressed by Standard and Non-Standard Based IP
 
Automotive Interconnect Challenges
Automotive Interconnect ChallengesAutomotive Interconnect Challenges
Automotive Interconnect Challenges
 
Back to the Future. The End of IoT
Back to the Future. The End of IoTBack to the Future. The End of IoT
Back to the Future. The End of IoT
 
Using GZIP Data Compression to Reduce Power Consumption in IoT Devices
Using GZIP Data Compression to Reduce Power Consumption in IoT DevicesUsing GZIP Data Compression to Reduce Power Consumption in IoT Devices
Using GZIP Data Compression to Reduce Power Consumption in IoT Devices
 
Building IP Vendor Trust
Building IP Vendor TrustBuilding IP Vendor Trust
Building IP Vendor Trust
 

Recently uploaded

Must Know Postgres Extension for DBA and Developer during Migration
Must Know Postgres Extension for DBA and Developer during MigrationMust Know Postgres Extension for DBA and Developer during Migration
Must Know Postgres Extension for DBA and Developer during Migration
Mydbops
 
Christine's Supplier Sourcing Presentaion.pptx
Christine's Supplier Sourcing Presentaion.pptxChristine's Supplier Sourcing Presentaion.pptx
Christine's Supplier Sourcing Presentaion.pptx
christinelarrosa
 
Essentials of Automations: Exploring Attributes & Automation Parameters
Essentials of Automations: Exploring Attributes & Automation ParametersEssentials of Automations: Exploring Attributes & Automation Parameters
Essentials of Automations: Exploring Attributes & Automation Parameters
Safe Software
 
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
Alex Pruden
 
Mutation Testing for Task-Oriented Chatbots
Mutation Testing for Task-Oriented ChatbotsMutation Testing for Task-Oriented Chatbots
Mutation Testing for Task-Oriented Chatbots
Pablo Gómez Abajo
 
Leveraging the Graph for Clinical Trials and Standards
Leveraging the Graph for Clinical Trials and StandardsLeveraging the Graph for Clinical Trials and Standards
Leveraging the Graph for Clinical Trials and Standards
Neo4j
 
Christine's Product Research Presentation.pptx
Christine's Product Research Presentation.pptxChristine's Product Research Presentation.pptx
Christine's Product Research Presentation.pptx
christinelarrosa
 
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development ProvidersYour One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
akankshawande
 
GNSS spoofing via SDR (Criptored Talks 2024)
GNSS spoofing via SDR (Criptored Talks 2024)GNSS spoofing via SDR (Criptored Talks 2024)
GNSS spoofing via SDR (Criptored Talks 2024)
Javier Junquera
 
Crafting Excellence: A Comprehensive Guide to iOS Mobile App Development Serv...
Crafting Excellence: A Comprehensive Guide to iOS Mobile App Development Serv...Crafting Excellence: A Comprehensive Guide to iOS Mobile App Development Serv...
Crafting Excellence: A Comprehensive Guide to iOS Mobile App Development Serv...
Pitangent Analytics & Technology Solutions Pvt. Ltd
 
Main news related to the CCS TSI 2023 (2023/1695)
Main news related to the CCS TSI 2023 (2023/1695)Main news related to the CCS TSI 2023 (2023/1695)
Main news related to the CCS TSI 2023 (2023/1695)
Jakub Marek
 
LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...
LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...
LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...
DanBrown980551
 
GraphRAG for LifeSciences Hands-On with the Clinical Knowledge Graph
GraphRAG for LifeSciences Hands-On with the Clinical Knowledge GraphGraphRAG for LifeSciences Hands-On with the Clinical Knowledge Graph
GraphRAG for LifeSciences Hands-On with the Clinical Knowledge Graph
Neo4j
 
Skybuffer SAM4U tool for SAP license adoption
Skybuffer SAM4U tool for SAP license adoptionSkybuffer SAM4U tool for SAP license adoption
Skybuffer SAM4U tool for SAP license adoption
Tatiana Kojar
 
“Temporal Event Neural Networks: A More Efficient Alternative to the Transfor...
“Temporal Event Neural Networks: A More Efficient Alternative to the Transfor...“Temporal Event Neural Networks: A More Efficient Alternative to the Transfor...
“Temporal Event Neural Networks: A More Efficient Alternative to the Transfor...
Edge AI and Vision Alliance
 
Y-Combinator seed pitch deck template PP
Y-Combinator seed pitch deck template PPY-Combinator seed pitch deck template PP
Y-Combinator seed pitch deck template PP
c5vrf27qcz
 
"Scaling RAG Applications to serve millions of users", Kevin Goedecke
"Scaling RAG Applications to serve millions of users",  Kevin Goedecke"Scaling RAG Applications to serve millions of users",  Kevin Goedecke
"Scaling RAG Applications to serve millions of users", Kevin Goedecke
Fwdays
 
Freshworks Rethinks NoSQL for Rapid Scaling & Cost-Efficiency
Freshworks Rethinks NoSQL for Rapid Scaling & Cost-EfficiencyFreshworks Rethinks NoSQL for Rapid Scaling & Cost-Efficiency
Freshworks Rethinks NoSQL for Rapid Scaling & Cost-Efficiency
ScyllaDB
 
Nordic Marketo Engage User Group_June 13_ 2024.pptx
Nordic Marketo Engage User Group_June 13_ 2024.pptxNordic Marketo Engage User Group_June 13_ 2024.pptx
Nordic Marketo Engage User Group_June 13_ 2024.pptx
MichaelKnudsen27
 
How to Interpret Trends in the Kalyan Rajdhani Mix Chart.pdf
How to Interpret Trends in the Kalyan Rajdhani Mix Chart.pdfHow to Interpret Trends in the Kalyan Rajdhani Mix Chart.pdf
How to Interpret Trends in the Kalyan Rajdhani Mix Chart.pdf
Chart Kalyan
 

Recently uploaded (20)

Must Know Postgres Extension for DBA and Developer during Migration
Must Know Postgres Extension for DBA and Developer during MigrationMust Know Postgres Extension for DBA and Developer during Migration
Must Know Postgres Extension for DBA and Developer during Migration
 
Christine's Supplier Sourcing Presentaion.pptx
Christine's Supplier Sourcing Presentaion.pptxChristine's Supplier Sourcing Presentaion.pptx
Christine's Supplier Sourcing Presentaion.pptx
 
Essentials of Automations: Exploring Attributes & Automation Parameters
Essentials of Automations: Exploring Attributes & Automation ParametersEssentials of Automations: Exploring Attributes & Automation Parameters
Essentials of Automations: Exploring Attributes & Automation Parameters
 
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
 
Mutation Testing for Task-Oriented Chatbots
Mutation Testing for Task-Oriented ChatbotsMutation Testing for Task-Oriented Chatbots
Mutation Testing for Task-Oriented Chatbots
 
Leveraging the Graph for Clinical Trials and Standards
Leveraging the Graph for Clinical Trials and StandardsLeveraging the Graph for Clinical Trials and Standards
Leveraging the Graph for Clinical Trials and Standards
 
Christine's Product Research Presentation.pptx
Christine's Product Research Presentation.pptxChristine's Product Research Presentation.pptx
Christine's Product Research Presentation.pptx
 
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development ProvidersYour One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
 
GNSS spoofing via SDR (Criptored Talks 2024)
GNSS spoofing via SDR (Criptored Talks 2024)GNSS spoofing via SDR (Criptored Talks 2024)
GNSS spoofing via SDR (Criptored Talks 2024)
 
Crafting Excellence: A Comprehensive Guide to iOS Mobile App Development Serv...
Crafting Excellence: A Comprehensive Guide to iOS Mobile App Development Serv...Crafting Excellence: A Comprehensive Guide to iOS Mobile App Development Serv...
Crafting Excellence: A Comprehensive Guide to iOS Mobile App Development Serv...
 
Main news related to the CCS TSI 2023 (2023/1695)
Main news related to the CCS TSI 2023 (2023/1695)Main news related to the CCS TSI 2023 (2023/1695)
Main news related to the CCS TSI 2023 (2023/1695)
 
LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...
LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...
LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...
 
GraphRAG for LifeSciences Hands-On with the Clinical Knowledge Graph
GraphRAG for LifeSciences Hands-On with the Clinical Knowledge GraphGraphRAG for LifeSciences Hands-On with the Clinical Knowledge Graph
GraphRAG for LifeSciences Hands-On with the Clinical Knowledge Graph
 
Skybuffer SAM4U tool for SAP license adoption
Skybuffer SAM4U tool for SAP license adoptionSkybuffer SAM4U tool for SAP license adoption
Skybuffer SAM4U tool for SAP license adoption
 
“Temporal Event Neural Networks: A More Efficient Alternative to the Transfor...
“Temporal Event Neural Networks: A More Efficient Alternative to the Transfor...“Temporal Event Neural Networks: A More Efficient Alternative to the Transfor...
“Temporal Event Neural Networks: A More Efficient Alternative to the Transfor...
 
Y-Combinator seed pitch deck template PP
Y-Combinator seed pitch deck template PPY-Combinator seed pitch deck template PP
Y-Combinator seed pitch deck template PP
 
"Scaling RAG Applications to serve millions of users", Kevin Goedecke
"Scaling RAG Applications to serve millions of users",  Kevin Goedecke"Scaling RAG Applications to serve millions of users",  Kevin Goedecke
"Scaling RAG Applications to serve millions of users", Kevin Goedecke
 
Freshworks Rethinks NoSQL for Rapid Scaling & Cost-Efficiency
Freshworks Rethinks NoSQL for Rapid Scaling & Cost-EfficiencyFreshworks Rethinks NoSQL for Rapid Scaling & Cost-Efficiency
Freshworks Rethinks NoSQL for Rapid Scaling & Cost-Efficiency
 
Nordic Marketo Engage User Group_June 13_ 2024.pptx
Nordic Marketo Engage User Group_June 13_ 2024.pptxNordic Marketo Engage User Group_June 13_ 2024.pptx
Nordic Marketo Engage User Group_June 13_ 2024.pptx
 
How to Interpret Trends in the Kalyan Rajdhani Mix Chart.pdf
How to Interpret Trends in the Kalyan Rajdhani Mix Chart.pdfHow to Interpret Trends in the Kalyan Rajdhani Mix Chart.pdf
How to Interpret Trends in the Kalyan Rajdhani Mix Chart.pdf
 

Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP

  • 1. Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP Nikos Zervas VP Marketing, CAST, Inc. 1 November 6, 2011
  • 2. Why System Continuation? Many 10 – 20 year old systems are still viable … … but finding parts to replace their old processors is often impossible. 2 November 6, 2011
  • 3. Why System Continuation? • One good solution in some cases: – Use legacy IP cores, e.g., 68000. – Implemented in a Xilinx FPGA. • Modern FPGA features also provide opportunities for further system improvement. 3 November 6, 2011
  • 4. Extending EoL’d Systems • How to extend the life of products using processor chips past their End of Life? 1. Replace with a currently-available chip, rewriting software as necessary. 2. Emulate old processor using extra cycles available with a new processor. 3. Develop your own plug-in, instruction set compatible replacement with IP on an FPGA. • Some significant challenges with #1 … 4 November 6, 2011
  • 5. 1. Chip Replacement Challenges • Making modern chip work with old software. The customer initially might have considered replacing the original 68HC11 hardware with a completely different processor, but this approach would have required replacing the application software. That would have been a daunting task, because the software was written in tight relation to 68HC11 instructions and internal peripherals. Consequently, switching to a new processor would have required considerable effort and time just for the software redesign. Using FPGAs to avoid microprocessor obsolescence, John Swan and Tomek Krzyzak, EE Times, 3/5/2008 5 November 6, 2011
  • 6. 1. Chip Replacement Challenges • Re-satisfying Food and Drug Administration or similar regulatory certification requirements. The original customer for this design makes air data computers, and projects demand to continue well beyond when the "obsolete part stock" quantities of the Z8000 will be around. Since the software for this system has to be FAA certified, changing even one line of code is horrendously expensive. Monte Dalrymplr, EDAboard discussion http://www.edaboard.co.uk/obsolete- processors- resurected-in-fpgas-t414369.html 6 November 6, 2011
  • 7. 2. Replacement via Emulation • Take advantage of the extra capacity of a modern processor to run an emulation of the legacy device. • Reuses existing application software—good— but introduces new code and timing challenges—bad. • Effort to resolve these challenges can be significant, eroding profit to be gained by system life extension. 7 November 6, 2011
  • 8. 3. Exact Replacement Can Work • We’ve found that exact replacement using IP on an FPGA is the best solution for many customers. • HAPA AG used 68000 IP/FPGA to continue life of 15-year-old stepper motor control system in pharma- ceutical printers. Physical space saving enabled new platform improvements. 8 November 6, 2011
  • 9. Exact Replacement Examples • Sunplus Technology extended market life of early Sega game consoles replacing obsolete 68000 chip with IP/FPGA. • A Japanese system manufacturer intends to keep critical 68000-based traffic operation control systems functioning several more years by replacing end-of-life’d chips with FPGAs implementing the C68000. 9 November 6, 2011
  • 10. Exact Replacement Examples • ThyssenKrupp Elevator used the C80188EC core and Australia’s Defense Science & Technology used the 80186EB core to retain the advantages of still running Windows 3.1 for Intel® 80C188EC processor chips. • Fabless provider Innovasic Semiconductor cost-effectively developed new niche markets for 8051 and 80186 discrete chips using CAST controller cores 10 November 6, 2011
  • 11. Replacement Approach Factors • End User Product Life — Longer life increases chance your new processor chip will also become obsolete, so using IP makes sense. • Software Code Language and Volume — How much assembler code must be rewritten to run with a new processor chip? If software is small and mostly in C, rewriting it for a new processor chip may be easier than using processor IP. • Licensee’s IC Units per Year — If unit volume is 10 or fewer each year, then future revenue is unlikely to justify the expense of redesigning with a new processor. • Number of Peripheral Circuits — Peripherals may also be nearing (or past) the end of their availability. If so and if many, then starting with a new processor and its modern peripherals makes sense. 11 November 6, 2011
  • 12. Replacement Approach Factors • End-User Equipment Cost — Future revenue rarely justifies the costs of switching to new processor for inexpensive products, unless expected annual unit volume is very high. • Processor-Specific Chip and Programming Experience — If the original programmers of the legacy processor are no longer available, then continuing maintenance will be difficult, possibly moreso than switching to a newer processor. • Experience using IP and FPGAs — If design team has little such experience, then using a discrete processor chip is likely the better approach. 12 November 6, 2011
  • 13. Case Study: 68000 Replacement IP • CISC processors • Began 1979 with Motorola MC68000 • 32-bit internal and 16-bit internal • Later second-sourced by others • Dominant in its day: Sun & Apollo workstations; Amiga & Apple PCs; LaserWriters • CAST core introduced 2000, works identically, includes peripheral interfaces, adds JTAG 13 November 6, 2011
  • 14. Planning A Replacement Project • Two steps: 1. Verify that the IP core is really software compatible. 2. Merge other functions from the board into the FPGA if possible. • For example, consider this system 14 November 6, 2011
  • 15. Planning A Replacement Project • Conceptually, the IP core just replaces the discrete chip 15 November 6, 2011
  • 16. Planning A Replacement Project • In practice, also need to: – Burn ROM image into FPGA, and – Control RAM through FPGA • System I/Os should be initialized by bootstrap code in ROM • System should start functioning normally, verifying correct operation in the IP core 16 November 6, 2011
  • 17. Planning A Replacement Project • Next step: integrate additional functions to take advantage of any extra capacity in FPGA. • For example, I/O 1 and I/O 2 might fit. 17 November 6, 2011
  • 18. Other Opportunities • Many legacy IP core netlists available, e.g. – 8051 and 80251 – 8254 Timer/Counter – 6502 & 65C03 – UARTs – 80186 & variations – 8237 & 82380 DMA Cont. – 80188EC – 32025 DSP – 68000 16- & 32-bit versions • Or buy IP core in RTL and modify yourself (or contract with IP vendor) 18 November 6, 2011
  • 19. Conclusions • Extending product lifetime past EoL of processor chips can pay off. • Using an IP core in a Xilinx FPGA is the easiest, cost cost-effective approach for some situations. • Vendors like CAST have a variety of proven, legacy processor IP available. • We can help you choose the best approach and best IP for your particular project. 19 November 6, 2011