Cyclone IV FPGAs <ul><li>Source: Altera Corporation </li></ul>
Introduction <ul><li>Purpose </li></ul><ul><ul><li>An overview study on the Cyclone® IV FPGA Family. </li></ul></ul><ul><l...
Features & Variants <ul><li>Built on an optimized low-power process,  </li></ul><ul><li>the Cyclone IV device family offer...
Cyclone IV E FPGA’s: Lowest Cost, Lowest Power <ul><li>Lowest system cost </li></ul><ul><ul><li>Low cost FPGAs </li></ul><...
Cyclone IV GX: Lowest Cost, Low Power FPGAs with Transceivers <ul><li>High functionality </li></ul><ul><ul><li>Up to 150K ...
Cyclone IV FPGA Block Diagram
FPGA Core Fabric Cyclone IV FPGAs—Logic Element LUT In1 In2 In3 In4 Carry In0 Carry In1 Carry Out0 Carry Out1 LUT chain Re...
Cyclone IV FPGA’s Embedded Memory  Cyclone IV Device M9K Block Data Widths: Feature Cyclone IV Benefit Block size 9 Kbits ...
Cyclone IV FPGA’s Embedded Multipliers Input registers Output registers <ul><li>Supports Full-precision 18-bit or 9-bit mo...
Cyclone IV FPGA’s I/O Architecture
Supported I/O Standards Type I/O Standard Single-Ended I/O LVTTL, LVCMOS, SSTL, HSTL, PCI, and PCI-X Differential I/O SSTL...
Cyclone IV GX FPGA’s Clock Networks <ul><li>Cyclone IV GX  devices include Up to 30 global clocks per device  </li></ul><u...
Cyclone IV E FPGA’s Clock Networks <ul><li>Up to 20 global clocks per device </li></ul><ul><li>Unused GCKL I/Os can be use...
External Memory Interfaces <ul><li>Cyclone IV devices support SDR, DDR, DDR2 SDRAM, and QDRII SRAM interfaces. These are o...
Transceiver Architecture <ul><li>Quad based </li></ul><ul><ul><li>Full duplex </li></ul></ul><ul><ul><li>Ideal for clock s...
Transceiver Clock Distribution <ul><li>Independent CDR in each Rx channel </li></ul><ul><ul><li>More granularity from MPLL...
Protocol Supported By Cyclone-IV FPGA’s <ul><li>These protocols will be supported in a future version of the Quartus ®  II...
Hard IP for PCI Express <ul><li>Non PCI Express cores (XAUI, Gigabit Ethernet, Serial RapidIO ® , and so on) </li></ul><ul...
Key Hard IP Features <ul><li>End-point / Root-port  dual-mode core  </li></ul><ul><ul><li>Root-port for embedded applicati...
Programmable Logic is Found Everywhere! Cellular Basestations Wireless LAN Switches Routers Optical Metro Access Broadband...
Application:  Broadcast Video Capture Card
Application: Consumer Video Displays
Additional Resource <ul><li>For ordering Cyclone IV FPGAs, please click the part list or call our sales hotline </li></ul>...
Upcoming SlideShare
Loading in …5
×

Cyclone IV FPGA Device

3,136 views

Published on

An overview study on Cyclone IV FPGA Device Family

Published in: Technology
  • Be the first to comment

Cyclone IV FPGA Device

  1. 1. Cyclone IV FPGAs <ul><li>Source: Altera Corporation </li></ul>
  2. 2. Introduction <ul><li>Purpose </li></ul><ul><ul><li>An overview study on the Cyclone® IV FPGA Family. </li></ul></ul><ul><li>Outline </li></ul><ul><ul><li>Features and Variants. </li></ul></ul><ul><ul><li>Core Architecture. </li></ul></ul><ul><ul><li>I/O Features. </li></ul></ul><ul><ul><li>Clock Management. </li></ul></ul><ul><ul><li>External Memory Interface. </li></ul></ul><ul><ul><li>High Speed Transceiver. </li></ul></ul><ul><ul><li>Hard IP for PCI Express. </li></ul></ul><ul><li>Content </li></ul><ul><ul><li>23 pages </li></ul></ul>
  3. 3. Features & Variants <ul><li>Built on an optimized low-power process, </li></ul><ul><li>the Cyclone IV device family offers the </li></ul><ul><li>following two variants: </li></ul><ul><ul><li>Cyclone IV E FPGAs - lowest power, high functionality </li></ul></ul><ul><ul><li>with the lowest cost for a wide spectrum of general </li></ul></ul><ul><ul><li>logic applications. </li></ul></ul><ul><ul><li>Cyclone IV GX FPGAs - lowest power and lowest cost FPGA's with up to eight integrated 3.125-Gbps transceivers. </li></ul></ul>
  4. 4. Cyclone IV E FPGA’s: Lowest Cost, Lowest Power <ul><li>Lowest system cost </li></ul><ul><ul><li>Low cost FPGAs </li></ul></ul><ul><ul><li>Only 2 power supplies </li></ul></ul><ul><ul><li>Cost optimized packaging </li></ul></ul><ul><li>Low power </li></ul><ul><ul><li>Up to 25% lower power consumption </li></ul></ul><ul><ul><li>1.2V and 1.0V core voltage options to optimize for power or performance </li></ul></ul><ul><ul><li>Low Power process </li></ul></ul><ul><li>Unprecedented Combination </li></ul><ul><ul><li>Up to 115K LE of logic </li></ul></ul><ul><ul><li>Up to 3.8 Mb of Embedded RAM </li></ul></ul><ul><ul><li>Up to 266 18x18 Embedded Multipliers </li></ul></ul><ul><ul><li>Up to 535 user IO </li></ul></ul>
  5. 5. Cyclone IV GX: Lowest Cost, Low Power FPGAs with Transceivers <ul><li>High functionality </li></ul><ul><ul><li>Up to 150K Logic Elements </li></ul></ul><ul><ul><li>Up to 6.5 Mb RAM, 360 Multipliers </li></ul></ul><ul><ul><li>Up to 8 integrated 3.125Gbps transceivers </li></ul></ul><ul><li>Lowest system cost </li></ul><ul><ul><li>Smallest density FPGA with transceivers </li></ul></ul><ul><ul><li>Integrated Hard IP </li></ul></ul><ul><ul><ul><li>Only low cost FPGA to support PCIe x1, x2, x4 rootport and endpoint </li></ul></ul></ul><ul><ul><ul><li>Transceivers built from ground up for low cost </li></ul></ul></ul><ul><ul><li>Requires only two power supplies </li></ul></ul><ul><ul><li>Wirebond packages </li></ul></ul><ul><li>Low power </li></ul><ul><ul><li>60nm Low power process </li></ul></ul><ul><ul><li>PCI to GbE bridge for <1.5W </li></ul></ul><ul><ul><li><150 mW per channel </li></ul></ul>15K LEs + two transceivers in 11 x 11mm package
  6. 6. Cyclone IV FPGA Block Diagram
  7. 7. FPGA Core Fabric Cyclone IV FPGAs—Logic Element LUT In1 In2 In3 In4 Carry In0 Carry In1 Carry Out0 Carry Out1 LUT chain Register chain General routing Local routing General routing Register chain Clock REG
  8. 8. Cyclone IV FPGA’s Embedded Memory Cyclone IV Device M9K Block Data Widths: Feature Cyclone IV Benefit Block size 9 Kbits Memory with parity bits Dual-port read during write behavior New data or old data Flexibility and ease of use Parity bit Yes Usability for high-reliability apps Clock enables 4 Increased flexibility and reduced power Read and write enables 4 Increased flexibility and reduced power Routing Dedicated Higher performance since routing isn’t shared with any other on-chip resource Mode Data Width Configurations Single Port or Simple Dual Port ×1, ×2, ×4, ×8/9, ×16/18, and ×32/36 True Dual Port ×1, ×2, ×4, ×8/9, and ×16/18
  9. 9. Cyclone IV FPGA’s Embedded Multipliers Input registers Output registers <ul><li>Supports Full-precision 18-bit or 9-bit mode </li></ul><ul><ul><li>One 18-bit or two 9-bit multipliers per block </li></ul></ul>
  10. 10. Cyclone IV FPGA’s I/O Architecture
  11. 11. Supported I/O Standards Type I/O Standard Single-Ended I/O LVTTL, LVCMOS, SSTL, HSTL, PCI, and PCI-X Differential I/O SSTL, HSTL, LVPECL, BLVDS, LVDS, mini-LVDS, RSDS, and PPDS
  12. 12. Cyclone IV GX FPGA’s Clock Networks <ul><li>Cyclone IV GX devices include Up to 30 global clocks per device </li></ul><ul><li>Unused GCKL I/Os can be used as general purpose I/Os </li></ul><ul><li>MPLLs and GPLLs can be shared if not used by transceiver or core, respectively </li></ul>12 5 5 5 5 Clock control block Clock control block Clock control block Clock control block 5 5 5 4 5 5 5 4 4 Clock control block GPLL 4 GPLL1 GPLL2 GPLL 2 5 2 2 2 2 2 2 MPLL8 MPLL7 MPLL6 2 2 MPLL5 3 3
  13. 13. Cyclone IV E FPGA’s Clock Networks <ul><li>Up to 20 global clocks per device </li></ul><ul><li>Unused GCKL I/Os can be used as general purpose I/Os </li></ul>GPLL 2 GPLL 4 GPLL 1 GPLL 3 GCLK multiplexer GCLK multiplexer GCLK multiplexer GCLK multiplexer GCLK [14:10] GCLK [9:5] GCLK [15:19] GCLK [0:4] 4 4 4 4
  14. 14. External Memory Interfaces <ul><li>Cyclone IV devices support SDR, DDR, DDR2 SDRAM, and QDRII SRAM interfaces. These are on the left side of the device. </li></ul><ul><li>Interfaces may span two or more sides of the device to allow more flexible board design. </li></ul><ul><li>The Altera DDR SDRAM memory Interface solution consists of a PHY interface and a memory controller. </li></ul><ul><li>Cyclone IV devices support use of ECC bits on DDR and DDR2 SDRAM interfaces. </li></ul>External memory Memory controller IP PHY IP / / Flexibility to use Altera or custom memory controller Auto-calibrating PHY minimizes effort for reliable timing closure / /
  15. 15. Transceiver Architecture <ul><li>Quad based </li></ul><ul><ul><li>Full duplex </li></ul></ul><ul><ul><li>Ideal for clock sharing and channel bonding </li></ul></ul><ul><li>Flexible clocking enables multiple protocols in a single quad </li></ul><ul><ul><li>Independent clock-data recovery circuits for each channel </li></ul></ul><ul><ul><li>Can borrow GPLL, neighboring MPLL </li></ul></ul><ul><ul><li>Unused MPLLs can be powered down, or used in the core </li></ul></ul>Channel 7 Channel 6 MPLL – Tx/Rx MPLL – Tx/Rx Channel 5 Channel 4 Channel 3 Channel 2 MPLL – Tx/Rx MPLL – Tx/Rx Channel 1 Channel 0 Quad Quad
  16. 16. Transceiver Clock Distribution <ul><li>Independent CDR in each Rx channel </li></ul><ul><ul><li>More granularity from MPLL clocks for tight alignment of Refclk with data </li></ul></ul><ul><li>Multiple MPLL outputs </li></ul><ul><ul><li>CLK and CLK2x from each MPLL </li></ul></ul><ul><ul><li>Additional outputs can be used to feed the FPGA core </li></ul></ul><ul><li>PLL sharing </li></ul><ul><ul><li>Can borrow one MPLL from neighboring quad, or one GPLL from core (when available) </li></ul></ul>
  17. 17. Protocol Supported By Cyclone-IV FPGA’s <ul><li>These protocols will be supported in a future version of the Quartus ® II software. </li></ul><ul><li>Cyclone IV GX devices support PCI Express Gen1 ×2, while allowing the remaining two channels within the same transceiver block for other protocol use. Only Channel 0 and Channel 1 support PCI Express Gen1 ×2 implementation. </li></ul>
  18. 18. Hard IP for PCI Express <ul><li>Non PCI Express cores (XAUI, Gigabit Ethernet, Serial RapidIO ® , and so on) </li></ul><ul><li>Soft PCI Express IP protocol stack </li></ul><ul><li>Soft PCI Express IP transaction layer over hard IP data link and PHY/MAC </li></ul><ul><li>Hard Gen 1 x1, x2, x4 endpoint/rootport hard IP protocol stack </li></ul>LMI- Local management interface DPRIO- Dynamic partial reconfigurable input/output Transaction layer Transaction layer over hard IP Data link layer PHY/ MAC PMA PCS PMA PCS PMA PCS PMA PCS PIPE-2.0 Hard IP bypass TL bypass PLD fabric logic User application Hard IP PCI Express block Transaction layer Data link layer PHY/MAC layer Non PCI Express applications Soft IP PCI Express protocol stack 4 3 2 1 Cyclone IV GX transceivers TL PCS: Physical coding sublayer PMA: Physical media attachment Parallel access DPRIO LMI PMA PCS PMA PCS PMA PCS PMA PCS Soft logic PCI Express hard IP PCS/PMA
  19. 19. Key Hard IP Features <ul><li>End-point / Root-port dual-mode core </li></ul><ul><ul><li>Root-port for embedded applications </li></ul></ul><ul><li>PCI Express base rev 2.0-compliant protocol stack </li></ul><ul><ul><li>Integrated transaction layer (TL), data link layer (DLL), physical interface/media access control (PHY/MAC), and transceivers </li></ul></ul><ul><li>x1, x2, x4 initial link width configurations </li></ul><ul><ul><li>Supporting down-configuration and lane reversal </li></ul></ul><ul><li>Configurable maximum payload size </li></ul><ul><ul><li>128, 256 bytes </li></ul></ul><ul><li>High-performance throughput </li></ul><ul><ul><li>Close to the maximum theoretical bandwidth. </li></ul></ul>
  20. 20. Programmable Logic is Found Everywhere! Cellular Basestations Wireless LAN Switches Routers Optical Metro Access Broadband Audio/video Video display Studio Satellite Broadcasting Medical Test equipment Manufacturing Card readers Control systems ATM Navigation Entertainment Secure comm. Radar Guidance and control Wireless Networking Wireline Entertainment Broadcast Automotive Instrumentation Military Security & Energy Management Servers Mainframe RAID SAN Copiers Printers MFP Computers Storage Office Automation Consumer Automotive Test, Measurement, & Medical Communications Broadcast Military & Industrial Computer & Storage
  21. 21. Application: Broadcast Video Capture Card
  22. 22. Application: Consumer Video Displays
  23. 23. Additional Resource <ul><li>For ordering Cyclone IV FPGAs, please click the part list or call our sales hotline </li></ul><ul><li>For more product information go to </li></ul><ul><ul><li>http://www.altera.com/products/devices/cyclone-iv/cyiv-index.jsp </li></ul></ul><ul><li>Visit Element 14 to post your question </li></ul><ul><li>For additional inquires contact our technical service hotline or even use our “Live Technical Chat” online facility </li></ul>Newark Farnell <ul><ul><li>http://www.element14.com/community/community/suppliers/altera/cycloneiv </li></ul></ul>

×