International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) aims to cover the latest outstanding developments in the field of all Engineering Technologies & science.
International Journal of Engineering Research and Applications (IJERA) is a team of researchers not publication services or private publications running the journals for monetary benefits, we are association of scientists and academia who focus only on supporting authors who want to publish their work. The articles published in our journal can be accessed online, all the articles will be archived for real time access.
Our journal system primarily aims to bring out the research talent and the works done by sciaentists, academia, engineers, practitioners, scholars, post graduate students of engineering and science. This journal aims to cover the scientific research in a broader sense and not publishing a niche area of research facilitating researchers from various verticals to publish their papers. It is also aimed to provide a platform for the researchers to publish in a shorter of time, enabling them to continue further All articles published are freely available to scientific researchers in the Government agencies,educators and the general public. We are taking serious efforts to promote our journal across the globe in various ways, we are sure that our journal will act as a scientific platform for all researchers to publish their works online.
This paper describes the testing of boost rectification required in the back-to-
back converter used in doubly fed induction generator (DFIG) based wind energy
conversion systems (WECS). In this work testing is carried out on the single phase rectifier
section of back-to-back converter. Detail design of components of back to back converter is
explained. The hardware module of this back-to-back converter is fabricated in the
departmental laboratory. dSPACE and Microcontroller 8051 is used for implementing the
control. Results show that required boosting is satisfactorily obtained.
Analysis of 7-Level Cascaded & MLDCLI with Sinusoidal PWM & Modified Referenc...IJMTST Journal
Multilevel inverter offers several advantages compare to the conventional three phase bridge inverter in terms of lower dv/dt stresses, lower electromagnetic compatibility and better THD features. The primary use of DC to AC conversion & speed control of machines also voltage controller and reduce the harmonics in the levels of inverter by using cascade multilevel inverter. This paper presents a comparison of cascaded and multilevel dc link inverter (MLDCLI) Using only a DC power source and capacitors. A MLDCLI can be constructed by the series connection half and full bridge cells each having its own DC source .A multilevel voltage source inverter can be formed by connecting an MLDCL with a single bridge inverter. The MLDCL provides a DC voltage with the shape of a staircase with or without pulse width modulation (PWM) to the bridge inverter, which in turn alternates the polarity to produce an AC voltage. compared with the cascaded multilevel inverter, The MLDCLI can significantly reduce the switch count as the number of voltage levels increases beyond five for a given number of voltage levels , m , the required number of active switches is 2(m -1) for the existing multilevel inverter but is m+3 for the MLDCL inverters.
This paper presents the performance of a seven level cascaded multilevel inverter &MLDCLI Based on a sinusoidalPWM and modified Reference PWM control techniques. Performance analysis is made based on the results of simulation study conducted on the operation of the cascaded & MLDCLI using MATLAB/SIMULINK. The performance parameters chosen in the work include the waveform pattern harmonic spectrum, fundamental value & total harmonic distortion (THD) of the three phase cascaded H-Bridge MLI & MLDCLI.
Development of a Novel Three Phase Grid-Tied Multilevel Inverter TopologyIAES-IJPEDS
The conventional line-commutated ac-to-dc converters/ inverters have square-shaped line current. It contains higher-order harmonics which generates EMI and it causes more heating of the core of distribution or power transformers. PWM based inverters using MOSFET/IGBT have higher switching losses, and the power handling capability and reliability are quite low in comparison to thyristors/ SCR. A thyristor based forced commutated inverters are not suitable for PWM applications due to the problems of commutation circuits. A pure sinusoidal voltage output or waveform with low harmonic contents is most desirable for ac load using dc to ac conversion. This paper presents a new multilevel inverter topology in which three phase ac- to-dc converter circuits are used in inversion mode by controlling the switching angle. Due to natural commutation, no separate circuit is required for synchronization. In this paper simulation and analysis are done for grid-tied three-phase 6-pulse, Two three-phase, 3-pulse and 12-pulse converter. These converters are analysed for different battery voltage and different switching angle combinations in order to reduce the total harmonic distortion (THD). Three-phase harmonic filters are further added to the grid side to reduce the harmonic content in the line current. A comparative study of these converters is also presented in this paper.
Mitigation of harmonics using thyristor based 12 pulse voltage source pwm rec...eSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
International Journal of Engineering Research and Applications (IJERA) aims to cover the latest outstanding developments in the field of all Engineering Technologies & science.
International Journal of Engineering Research and Applications (IJERA) is a team of researchers not publication services or private publications running the journals for monetary benefits, we are association of scientists and academia who focus only on supporting authors who want to publish their work. The articles published in our journal can be accessed online, all the articles will be archived for real time access.
Our journal system primarily aims to bring out the research talent and the works done by sciaentists, academia, engineers, practitioners, scholars, post graduate students of engineering and science. This journal aims to cover the scientific research in a broader sense and not publishing a niche area of research facilitating researchers from various verticals to publish their papers. It is also aimed to provide a platform for the researchers to publish in a shorter of time, enabling them to continue further All articles published are freely available to scientific researchers in the Government agencies,educators and the general public. We are taking serious efforts to promote our journal across the globe in various ways, we are sure that our journal will act as a scientific platform for all researchers to publish their works online.
This paper describes the testing of boost rectification required in the back-to-
back converter used in doubly fed induction generator (DFIG) based wind energy
conversion systems (WECS). In this work testing is carried out on the single phase rectifier
section of back-to-back converter. Detail design of components of back to back converter is
explained. The hardware module of this back-to-back converter is fabricated in the
departmental laboratory. dSPACE and Microcontroller 8051 is used for implementing the
control. Results show that required boosting is satisfactorily obtained.
Analysis of 7-Level Cascaded & MLDCLI with Sinusoidal PWM & Modified Referenc...IJMTST Journal
Multilevel inverter offers several advantages compare to the conventional three phase bridge inverter in terms of lower dv/dt stresses, lower electromagnetic compatibility and better THD features. The primary use of DC to AC conversion & speed control of machines also voltage controller and reduce the harmonics in the levels of inverter by using cascade multilevel inverter. This paper presents a comparison of cascaded and multilevel dc link inverter (MLDCLI) Using only a DC power source and capacitors. A MLDCLI can be constructed by the series connection half and full bridge cells each having its own DC source .A multilevel voltage source inverter can be formed by connecting an MLDCL with a single bridge inverter. The MLDCL provides a DC voltage with the shape of a staircase with or without pulse width modulation (PWM) to the bridge inverter, which in turn alternates the polarity to produce an AC voltage. compared with the cascaded multilevel inverter, The MLDCLI can significantly reduce the switch count as the number of voltage levels increases beyond five for a given number of voltage levels , m , the required number of active switches is 2(m -1) for the existing multilevel inverter but is m+3 for the MLDCL inverters.
This paper presents the performance of a seven level cascaded multilevel inverter &MLDCLI Based on a sinusoidalPWM and modified Reference PWM control techniques. Performance analysis is made based on the results of simulation study conducted on the operation of the cascaded & MLDCLI using MATLAB/SIMULINK. The performance parameters chosen in the work include the waveform pattern harmonic spectrum, fundamental value & total harmonic distortion (THD) of the three phase cascaded H-Bridge MLI & MLDCLI.
Development of a Novel Three Phase Grid-Tied Multilevel Inverter TopologyIAES-IJPEDS
The conventional line-commutated ac-to-dc converters/ inverters have square-shaped line current. It contains higher-order harmonics which generates EMI and it causes more heating of the core of distribution or power transformers. PWM based inverters using MOSFET/IGBT have higher switching losses, and the power handling capability and reliability are quite low in comparison to thyristors/ SCR. A thyristor based forced commutated inverters are not suitable for PWM applications due to the problems of commutation circuits. A pure sinusoidal voltage output or waveform with low harmonic contents is most desirable for ac load using dc to ac conversion. This paper presents a new multilevel inverter topology in which three phase ac- to-dc converter circuits are used in inversion mode by controlling the switching angle. Due to natural commutation, no separate circuit is required for synchronization. In this paper simulation and analysis are done for grid-tied three-phase 6-pulse, Two three-phase, 3-pulse and 12-pulse converter. These converters are analysed for different battery voltage and different switching angle combinations in order to reduce the total harmonic distortion (THD). Three-phase harmonic filters are further added to the grid side to reduce the harmonic content in the line current. A comparative study of these converters is also presented in this paper.
Mitigation of harmonics using thyristor based 12 pulse voltage source pwm rec...eSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
This paper presents an analysis of virtual-flux direct power control (VFDPC) technique for the three-phase pulse width modulation (PWM) ac-dc converter. The proposed VFDPC is developed by assuming the grid voltage and converter line filters quantities are related to a virtual three-phase ac motor. The controller works with less number of sensors by eliminating the voltage sensors used for measuring the three-phase grid voltage. The grid virtual flux which is proportional to the grid voltage will be estimated from the information of converter switching states, line current, and dc-link output voltage. Several analyses are performed in order to study the steady state and dynamic performance of the converter, particularly during the load and DC voltage output reference variations. The proportional integral (PI) controller at the outer voltage control loop of VFDPC is tuned properly and the entire PWM ac-dc converter system is simulated using MATLAB/Simulink to ensure the dc output voltage follow the desired output voltage under steady state and dynamic conditions. Ac-dc converter utilizing the proposed VFDPC is able to generate three-phase input current waveforms that are almost sinusoidal with low harmonics contents which is less than 5% and near unity power factor (pf) operation.
DESIGN OF A MULTIFUNCTIONAL FLYBACK DC-DC CONVERTER WITH CURRENT CONTROLIAEME Publication
This paper proposes a set of design techniques to build a DC-DC converter for the interconnection of different sources of renewable energy with storage elements and flexible load profiles. This type of multifunctional DC-DC converter is essential to provide the dispatch of energy generation to storage connected to the DC bus or allow energy exchange with the AC network, with different decision modes as a function of the state of charge of batteries, with the forecast of the consumption of a house with renewable production. This work emphasizes the application of a method to design switched mode flyback converters with current control capabilities on the output side.
This paper presents a new topology for cascaded H-bridge multilevel inverter utilizing multicarrier modulation technique. The new five-level topology utilizes a capacitive divider network consisting of two capacitors for producing output voltage levels. The developed circuit has reduced number of switches and dc sources compared to conventional five level inverters. Five main power switches, a single additional diode apart from antiparallel diodes, two capacitors and a dc supply constitute a single five level unit. Simulations as well as experimental results are verified for the new topology utilising multicarrier modulation technique with reduced harmonic distortions in the output.
A Single Phase Eleven Level Cascaded H-Bridge Multilevel Inverter for Photovo...IJMER
Abstract: A Cascaded H-Bridge Multilevel Inverter is a power electronic converter built to synthesize a desired ac voltage
from several levels of dc voltages with better harmonic spectrum. Such inverters are suitable for high voltage and high
power applications and have been an important development in recent years. This paper presents the performance of a
eleven level cascaded H-Bridge multilevel inverter topology with multicarrier pulse width modulation technique for
photovoltaic cell. This inverter is capable of producing eleven levels of output voltage from the dc supply voltage. This
topology magnifies the fundamental output voltage with reduction in total harmonic distortion . The output is drawn near the
sine wave because of more levels. It can also be easily extended to an m-level inverter. The performance of the proposed
PWM strategy in terms of output voltage and THD is shown using MATLAB/Simulink.
Keywords: Multilevel inverter, Cascaded H-Bridge multilevel inverter, Multicarrier pulse width modulation, PV cell, Total
harmonic distortion.
Design and Simulation of Efficient DC-DC Converter Topology for a Solar PV Mo...Sajin Ismail
Modulated Integrated Converter systems are considered to be the new and global turning point in the field of
Solar PV systems. These converters are highly recognised for its modular size and compact nature and they are supposed to
be attached directly with each PV module and since one PV module is having the power rating of a few watts ranging from
0-500Ws, the design rating would be in the same range and thus the most vital condition in such a design is efficiency
under these relatively low loads. In this paper an isolated interleaved boost converter topology is considered in the DC-DC
section and which is designed and simulated for a specific power rating (250W) and the efficiency is analysed with varying
load conditions and compared with the target efficiency of the system.
A New Multilevel Inverter Structure For High-Power Applications using Multi-c...IJPEDS-IAES
In recent, several numbers of multilevel inverter structures have been
introduced that the numbers of circuit devices have been reduced. This paper
introduces a new structure for multilevel inverter which can be used in highpower
applications. The proposed topology is based on cascaded connection
of basic units. This topology consists of minimum number of circuit
components such as IGBT, gate driver circuit and antiparallel diode. For
proposed topology, two methods are presented for determination of dc
voltage sources values. Multi-carrier PWM method for 25-level proposed
topology is used. Verification of the analytical results is done using
MATLAB simulation.
Asymmetrical Cascaded Multi Level Inverter using Control Freedom Pulse width ...IAES-IJPEDS
In this paper, the suggested topologies are gained by cascading a full bridge inverter with dissimilar DC sources. This topology has several new patterns adopting the fixed switching frequency, multicarrier control freedom degree with mixture conceptions are established and simulated for the preferred three-phase cascaded multilevel inverter. In outstanding switching arrangement terminations, there are convinced degrees of freedom to produce the nine level AC output voltages with terminated switching positions for producing altered output voltages. These investigations focus on asymmetrical cascaded multilevel inverter engaging with carrier overlapping pulse width modulation (PWM) topologies. These topologies offer less amount of harmonics present in the output voltage and superior root mean square (RMS) values of the output voltages associated with the traditional sinusoidal pulse width modulation. This research studies carries with it MATLAB/SIMULINK based simulation and experimental results obtained using appropriated prototype to prove the validity of the proposed concept.
dSPACE Implementation for a Fuzzy Logic Voltage Control using a Self-Excited ...IJECEIAES
The present work describes the analysis of a control scheme for keeping the RMS voltage output constant, the system is supplying by a self-excited induction generator with variable speed and load. A comparison is examined between simulation and experimental results using dSPACE board. The results are provided to verify the effectiveness of this approach and gives very high performance.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
An Active Input Current Waveshaping with Zero Switching Losses for Three-Phas...IDES Editor
In this paper a zero voltage switched active network
(Fig. 1) which can be used in conjunction with single-phase or
three-phase ac to dc diode rectifiers is presented. It is shown
that application of the proposed switching network in threephase
ac to dc boost converter yields zero switching losses
while maintaining a unity input power factor. Active network
capacitor, Cs, diodes D7, and D8, maintain a zero voltage during
turn-off of Q1, and Q2, Capacitor, Cs, discharges through
the boost inductors of the circuit thus limiting the rate of rise
of current during turn-on. Moreover, the advantage of the
proposed active network is that it can maintain a zero voltage
switching over the entire range of the duty cycle of the operation.
Consequently, boost stage can be used directly to control
the dc bus voltage by varying the duty cycle at Constant switching
frequency. The resulting advantages include higher
switching frequencies, and better efficiency. Finally the operation
of the active switching network is verified experimentally
on a prototype three-phase ac to dc converter.
A Simple Strategy of Controlling a Balanced Voltage Capacitor in Single Phase...IAES-IJPEDS
The five-level inverter has been used for many applications in renewable energy systems. Even though its harmonic distortion was lower than the conventional two-level inverter. The five-level converter has some disadvantages such as increasing power semiconductor, complex pulse width modulation control methods, and problem with the voltage balancing of the capacitor. This paper aims to propose a modified five-level inverter based on sinusoidal pulse width modulation using phase shifted carrier to enhancing the capacitor voltage balancing. This modified five-level inverter reduces the overall cost and the complexity of the pulse width modulator. Thus making the proposed control system highly simple. The performance and its controller were validated by means of standard laboratory equipments. The analysis, simulation and implementation result showed better performance of five-level inverter.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
This paper presented single DC bus single phase seven level cascaded H-bridge (CHB) inverter for multi-panel photovoltaic grid-connected applications. A single DC bus supplying flyback converters to produce DC link voltages for CHB cells is suggested. A balanced operation of CHB inverter cells is obtained irrespective to power unbalance occurred by individual maximum power point tracking boost converter of photovoltaic (PV) panels due to the non-uniform irradiation and partial shading. A DC bus voltage control system with addition of estimated DC bus ripple voltage to the reference is proposed to eliminate the second order harmonic contained in the feedback voltage of DC bus enabling to design high bandwidth of DC voltage control loop. This produces fast dynamic response, low total harmonic distortion (THD) of grid current and smaller DC bus capacitance. Mathematical modeling of bus voltage control system is presented. PSIM simulation program is used and the simulation results are obtained to validate the proposed control system.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
This paper presents an analysis of virtual-flux direct power control (VFDPC) technique for the three-phase pulse width modulation (PWM) ac-dc converter. The proposed VFDPC is developed by assuming the grid voltage and converter line filters quantities are related to a virtual three-phase ac motor. The controller works with less number of sensors by eliminating the voltage sensors used for measuring the three-phase grid voltage. The grid virtual flux which is proportional to the grid voltage will be estimated from the information of converter switching states, line current, and dc-link output voltage. Several analyses are performed in order to study the steady state and dynamic performance of the converter, particularly during the load and DC voltage output reference variations. The proportional integral (PI) controller at the outer voltage control loop of VFDPC is tuned properly and the entire PWM ac-dc converter system is simulated using MATLAB/Simulink to ensure the dc output voltage follow the desired output voltage under steady state and dynamic conditions. Ac-dc converter utilizing the proposed VFDPC is able to generate three-phase input current waveforms that are almost sinusoidal with low harmonics contents which is less than 5% and near unity power factor (pf) operation.
DESIGN OF A MULTIFUNCTIONAL FLYBACK DC-DC CONVERTER WITH CURRENT CONTROLIAEME Publication
This paper proposes a set of design techniques to build a DC-DC converter for the interconnection of different sources of renewable energy with storage elements and flexible load profiles. This type of multifunctional DC-DC converter is essential to provide the dispatch of energy generation to storage connected to the DC bus or allow energy exchange with the AC network, with different decision modes as a function of the state of charge of batteries, with the forecast of the consumption of a house with renewable production. This work emphasizes the application of a method to design switched mode flyback converters with current control capabilities on the output side.
This paper presents a new topology for cascaded H-bridge multilevel inverter utilizing multicarrier modulation technique. The new five-level topology utilizes a capacitive divider network consisting of two capacitors for producing output voltage levels. The developed circuit has reduced number of switches and dc sources compared to conventional five level inverters. Five main power switches, a single additional diode apart from antiparallel diodes, two capacitors and a dc supply constitute a single five level unit. Simulations as well as experimental results are verified for the new topology utilising multicarrier modulation technique with reduced harmonic distortions in the output.
A Single Phase Eleven Level Cascaded H-Bridge Multilevel Inverter for Photovo...IJMER
Abstract: A Cascaded H-Bridge Multilevel Inverter is a power electronic converter built to synthesize a desired ac voltage
from several levels of dc voltages with better harmonic spectrum. Such inverters are suitable for high voltage and high
power applications and have been an important development in recent years. This paper presents the performance of a
eleven level cascaded H-Bridge multilevel inverter topology with multicarrier pulse width modulation technique for
photovoltaic cell. This inverter is capable of producing eleven levels of output voltage from the dc supply voltage. This
topology magnifies the fundamental output voltage with reduction in total harmonic distortion . The output is drawn near the
sine wave because of more levels. It can also be easily extended to an m-level inverter. The performance of the proposed
PWM strategy in terms of output voltage and THD is shown using MATLAB/Simulink.
Keywords: Multilevel inverter, Cascaded H-Bridge multilevel inverter, Multicarrier pulse width modulation, PV cell, Total
harmonic distortion.
Design and Simulation of Efficient DC-DC Converter Topology for a Solar PV Mo...Sajin Ismail
Modulated Integrated Converter systems are considered to be the new and global turning point in the field of
Solar PV systems. These converters are highly recognised for its modular size and compact nature and they are supposed to
be attached directly with each PV module and since one PV module is having the power rating of a few watts ranging from
0-500Ws, the design rating would be in the same range and thus the most vital condition in such a design is efficiency
under these relatively low loads. In this paper an isolated interleaved boost converter topology is considered in the DC-DC
section and which is designed and simulated for a specific power rating (250W) and the efficiency is analysed with varying
load conditions and compared with the target efficiency of the system.
A New Multilevel Inverter Structure For High-Power Applications using Multi-c...IJPEDS-IAES
In recent, several numbers of multilevel inverter structures have been
introduced that the numbers of circuit devices have been reduced. This paper
introduces a new structure for multilevel inverter which can be used in highpower
applications. The proposed topology is based on cascaded connection
of basic units. This topology consists of minimum number of circuit
components such as IGBT, gate driver circuit and antiparallel diode. For
proposed topology, two methods are presented for determination of dc
voltage sources values. Multi-carrier PWM method for 25-level proposed
topology is used. Verification of the analytical results is done using
MATLAB simulation.
Asymmetrical Cascaded Multi Level Inverter using Control Freedom Pulse width ...IAES-IJPEDS
In this paper, the suggested topologies are gained by cascading a full bridge inverter with dissimilar DC sources. This topology has several new patterns adopting the fixed switching frequency, multicarrier control freedom degree with mixture conceptions are established and simulated for the preferred three-phase cascaded multilevel inverter. In outstanding switching arrangement terminations, there are convinced degrees of freedom to produce the nine level AC output voltages with terminated switching positions for producing altered output voltages. These investigations focus on asymmetrical cascaded multilevel inverter engaging with carrier overlapping pulse width modulation (PWM) topologies. These topologies offer less amount of harmonics present in the output voltage and superior root mean square (RMS) values of the output voltages associated with the traditional sinusoidal pulse width modulation. This research studies carries with it MATLAB/SIMULINK based simulation and experimental results obtained using appropriated prototype to prove the validity of the proposed concept.
dSPACE Implementation for a Fuzzy Logic Voltage Control using a Self-Excited ...IJECEIAES
The present work describes the analysis of a control scheme for keeping the RMS voltage output constant, the system is supplying by a self-excited induction generator with variable speed and load. A comparison is examined between simulation and experimental results using dSPACE board. The results are provided to verify the effectiveness of this approach and gives very high performance.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
An Active Input Current Waveshaping with Zero Switching Losses for Three-Phas...IDES Editor
In this paper a zero voltage switched active network
(Fig. 1) which can be used in conjunction with single-phase or
three-phase ac to dc diode rectifiers is presented. It is shown
that application of the proposed switching network in threephase
ac to dc boost converter yields zero switching losses
while maintaining a unity input power factor. Active network
capacitor, Cs, diodes D7, and D8, maintain a zero voltage during
turn-off of Q1, and Q2, Capacitor, Cs, discharges through
the boost inductors of the circuit thus limiting the rate of rise
of current during turn-on. Moreover, the advantage of the
proposed active network is that it can maintain a zero voltage
switching over the entire range of the duty cycle of the operation.
Consequently, boost stage can be used directly to control
the dc bus voltage by varying the duty cycle at Constant switching
frequency. The resulting advantages include higher
switching frequencies, and better efficiency. Finally the operation
of the active switching network is verified experimentally
on a prototype three-phase ac to dc converter.
A Simple Strategy of Controlling a Balanced Voltage Capacitor in Single Phase...IAES-IJPEDS
The five-level inverter has been used for many applications in renewable energy systems. Even though its harmonic distortion was lower than the conventional two-level inverter. The five-level converter has some disadvantages such as increasing power semiconductor, complex pulse width modulation control methods, and problem with the voltage balancing of the capacitor. This paper aims to propose a modified five-level inverter based on sinusoidal pulse width modulation using phase shifted carrier to enhancing the capacitor voltage balancing. This modified five-level inverter reduces the overall cost and the complexity of the pulse width modulator. Thus making the proposed control system highly simple. The performance and its controller were validated by means of standard laboratory equipments. The analysis, simulation and implementation result showed better performance of five-level inverter.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
This paper presented single DC bus single phase seven level cascaded H-bridge (CHB) inverter for multi-panel photovoltaic grid-connected applications. A single DC bus supplying flyback converters to produce DC link voltages for CHB cells is suggested. A balanced operation of CHB inverter cells is obtained irrespective to power unbalance occurred by individual maximum power point tracking boost converter of photovoltaic (PV) panels due to the non-uniform irradiation and partial shading. A DC bus voltage control system with addition of estimated DC bus ripple voltage to the reference is proposed to eliminate the second order harmonic contained in the feedback voltage of DC bus enabling to design high bandwidth of DC voltage control loop. This produces fast dynamic response, low total harmonic distortion (THD) of grid current and smaller DC bus capacitance. Mathematical modeling of bus voltage control system is presented. PSIM simulation program is used and the simulation results are obtained to validate the proposed control system.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
201309 LOMA Policyowner Service and Contact Center WorkshopSteven Callahan
Presentation to insurance service leaders on service and contact center opportunities to provide competitive differentiation as well as summary results of a recent short survey on contact center challenges.
This paper presents combinations of level shifted pulse-width modulation algorithm with conventional discontinuous pulse-width modulation methods for cascaded multilevel inverters. In the proposed DPWM a zero sequence signal is injected in sinusoidal reference signal to generate various modulators with easier implementation. The analysis four various control strategies namely Common Carrier (CC), Inverted Carrier (IC), Phase Shifted (PS) and Inverted Phase Shift (IPS) for cascaded multilevel inverter fed induction motor drive has been illustrated. To validate the proposed work experimental tests has been carried out using dSPACE controller. Experimental study proves that using proposed algorithms reduction in common-mode voltage with fewer harmonics along with reduced switching loss for a cascaded multilevel inverter fed motor drive has been achieved.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Modified T-type topology of three-phase multi-level inverter for photovoltaic...IJECEIAES
In this article, a three-phase multilevel neutral-point-clamped inverter with a modified t-type structure of switches is proposed. A pulse width modulation (PWM) scheme of the proposed inverter is also developed. The proposed topology of the multilevel inverter has the advantage of being simple, on the one hand since it does contain only semiconductors in reduced number (corresponding to the number of required voltage levels), and no other components such as switching or flying capacitors, and on the other hand, the control scheme is much simpler and more suitable for variable frequency and voltage control. The performances of this inverter are analyzed through simulations carried out in the MATLAB/Simulink environment on a threephase inverter with 9 levels. In all simulations, the proposed topology is connected with R-load or RL-load without any output filter.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Multilevel converters have a significant role in power processing control in the power system, which has some inherent features like reduced harmonics, high power & medium voltage, reduced voltage stress. In this proposed paper, a novel multilevel inverter with reduced number of switches and without passive components. The proposed inverter generates 15 level output voltage with suitable switching pulse generation using multicarrier sinusoidal pulse width modulation (MSPWM) and different level of voltages are obtained with variation of modulation index. Also coupled inductor is used to minimize the harmonic content and smoothing output current. The scheme which includes different range of unequal voltage sources. As a result, the proposed system it reduces switching control complexity and there is no voltage balancing problem. This paper elucidates the operating modes, voltage stress minimisation and harmonic reduction are discussed. The results of the proposed multilevel dc-ac converter are verified using matlab/simulink. The simulation & hardware results of the proposed inverter were verified using matlab simulink and dsPIC controller respectively, which was analysed with different voltage level and different modulation index.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Analysis and hardware implementation of five level cascaded H Bridge inverterIJERA Editor
The cascaded multilevel inverter (CMLI) has gained much attention in recent years due to its advantages in high
voltage and high power with low harmonics applications. A standard cascaded multilevel inverter requires n DC
sources for 2n+1levels at the output, where n is the number of inverter stages. This paper presents a topology to
control cascaded multilevel inverter that is implemented with multiple DC sources to get 2"+1_ 1 levels. Without
using Pulse Width Modulation (PWM) technique, the firing circuit can be implemented using Microcontroller
which greatly reduces the Total Harmonic Distortion (THD) and switching losses. To develop the model of a
cascaded hybrid multilevel inverter, a simulation is done based on MATLAB/SIMULINK software and
hardware implementation was also done. Their integration makes the design and analysis of a hybrid multilevel
inverter more complete and detailed.
Performance Evaluation of Nine Level Modified CHB Multilevel Inverter for Var...IJMER
International Journal of Modern Engineering Research (IJMER) is Peer reviewed, online Journal. It serves as an international archival forum of scholarly research related to engineering and science education.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Design & Simulation Of 3-Phase, 15-Level Inverter with Reverse Voltage TopologyIJERA Editor
Multilevel inverters have been widely accepted for high-power high-voltage applications. Their performance is highly superior to that of conventional Seven-level inverters due to reduced harmonic distortion, lower electromagnetic interference, and higher dc link voltages. In this paper, a new topology with a reversing-voltage component is proposed to improve the multilevel performance. This topology requires fewer components compared to existing inverters (particularly in higher levels) and requires fewer carrier signals and gate drives. Therefore, thecomplexity is greatly reduced particularly for higher output voltage levels. The Proposed 15-level inverter is modelled and simulated in Matlab 2012a using Simulink and Sim Power Systems set tool boxes
A Sub-Region Based Space Vector Modulation Scheme for Dual 2-Level Inverter S...IJECEIAES
This paper deals the implementation of 3-level output voltage using dual 2level inverter with control of sub-region based Space Vector Modulation (SR-SVM). Switching loss and voltage stress are the most important issues in multilevel inverters, for keep away from these problems dual inverter system executed. Using this proposed system, the conventional 3-level inverter voltage vectors and switching vectors can be located. In neutral point clamped multilevel inverter, it carries more load current fluctuations due to the DC link capacitors and it requires large capacitors. Based on the subregion SVM used to control IGBT switches placed in the dual inverter system. The proposed system improves the output voltage with reduced harmonic content with improved dc voltage utilisation. The simulation and hardware results are verified using matlab/simulink and dsPIC microcontroller.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
A grid tied photovoltaic system using modular multilevel inverter topology is proposed in this paper. Basic unit structure of modular multilevel inverter used in this system is capable of converting DC power from PV array to AC power for feeding power to the household loads or utility grid. The proposed modular multilevel inverter structure has lesser power electronic devices compared to the existing multilevel inverter topologies. The proposed system generates a nearly sinusoidal signal and achieves better output profile with low total harmonic distortion. Simulation of the proposed system is carried out in MATLAB/Simulink software and the results are presented.
Transcript: Selling digital books in 2024: Insights from industry leaders - T...BookNet Canada
The publishing industry has been selling digital audiobooks and ebooks for over a decade and has found its groove. What’s changed? What has stayed the same? Where do we go from here? Join a group of leading sales peers from across the industry for a conversation about the lessons learned since the popularization of digital books, best practices, digital book supply chain management, and more.
Link to video recording: https://bnctechforum.ca/sessions/selling-digital-books-in-2024-insights-from-industry-leaders/
Presented by BookNet Canada on May 28, 2024, with support from the Department of Canadian Heritage.
Essentials of Automations: Optimizing FME Workflows with ParametersSafe Software
Are you looking to streamline your workflows and boost your projects’ efficiency? Do you find yourself searching for ways to add flexibility and control over your FME workflows? If so, you’re in the right place.
Join us for an insightful dive into the world of FME parameters, a critical element in optimizing workflow efficiency. This webinar marks the beginning of our three-part “Essentials of Automation” series. This first webinar is designed to equip you with the knowledge and skills to utilize parameters effectively: enhancing the flexibility, maintainability, and user control of your FME projects.
Here’s what you’ll gain:
- Essentials of FME Parameters: Understand the pivotal role of parameters, including Reader/Writer, Transformer, User, and FME Flow categories. Discover how they are the key to unlocking automation and optimization within your workflows.
- Practical Applications in FME Form: Delve into key user parameter types including choice, connections, and file URLs. Allow users to control how a workflow runs, making your workflows more reusable. Learn to import values and deliver the best user experience for your workflows while enhancing accuracy.
- Optimization Strategies in FME Flow: Explore the creation and strategic deployment of parameters in FME Flow, including the use of deployment and geometry parameters, to maximize workflow efficiency.
- Pro Tips for Success: Gain insights on parameterizing connections and leveraging new features like Conditional Visibility for clarity and simplicity.
We’ll wrap up with a glimpse into future webinars, followed by a Q&A session to address your specific questions surrounding this topic.
Don’t miss this opportunity to elevate your FME expertise and drive your projects to new heights of efficiency.
State of ICS and IoT Cyber Threat Landscape Report 2024 previewPrayukth K V
The IoT and OT threat landscape report has been prepared by the Threat Research Team at Sectrio using data from Sectrio, cyber threat intelligence farming facilities spread across over 85 cities around the world. In addition, Sectrio also runs AI-based advanced threat and payload engagement facilities that serve as sinks to attract and engage sophisticated threat actors, and newer malware including new variants and latent threats that are at an earlier stage of development.
The latest edition of the OT/ICS and IoT security Threat Landscape Report 2024 also covers:
State of global ICS asset and network exposure
Sectoral targets and attacks as well as the cost of ransom
Global APT activity, AI usage, actor and tactic profiles, and implications
Rise in volumes of AI-powered cyberattacks
Major cyber events in 2024
Malware and malicious payload trends
Cyberattack types and targets
Vulnerability exploit attempts on CVEs
Attacks on counties – USA
Expansion of bot farms – how, where, and why
In-depth analysis of the cyber threat landscape across North America, South America, Europe, APAC, and the Middle East
Why are attacks on smart factories rising?
Cyber risk predictions
Axis of attacks – Europe
Systemic attacks in the Middle East
Download the full report from here:
https://sectrio.com/resources/ot-threat-landscape-reports/sectrio-releases-ot-ics-and-iot-security-threat-landscape-report-2024/
Epistemic Interaction - tuning interfaces to provide information for AI supportAlan Dix
Paper presented at SYNERGY workshop at AVI 2024, Genoa, Italy. 3rd June 2024
https://alandix.com/academic/papers/synergy2024-epistemic/
As machine learning integrates deeper into human-computer interactions, the concept of epistemic interaction emerges, aiming to refine these interactions to enhance system adaptability. This approach encourages minor, intentional adjustments in user behaviour to enrich the data available for system learning. This paper introduces epistemic interaction within the context of human-system communication, illustrating how deliberate interaction design can improve system understanding and adaptation. Through concrete examples, we demonstrate the potential of epistemic interaction to significantly advance human-computer interaction by leveraging intuitive human communication strategies to inform system design and functionality, offering a novel pathway for enriching user-system engagements.
Securing your Kubernetes cluster_ a step-by-step guide to success !KatiaHIMEUR1
Today, after several years of existence, an extremely active community and an ultra-dynamic ecosystem, Kubernetes has established itself as the de facto standard in container orchestration. Thanks to a wide range of managed services, it has never been so easy to set up a ready-to-use Kubernetes cluster.
However, this ease of use means that the subject of security in Kubernetes is often left for later, or even neglected. This exposes companies to significant risks.
In this talk, I'll show you step-by-step how to secure your Kubernetes cluster for greater peace of mind and reliability.
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf91mobiles
91mobiles recently conducted a Smart TV Buyer Insights Survey in which we asked over 3,000 respondents about the TV they own, aspects they look at on a new TV, and their TV buying preferences.
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...UiPathCommunity
💥 Speed, accuracy, and scaling – discover the superpowers of GenAI in action with UiPath Document Understanding and Communications Mining™:
See how to accelerate model training and optimize model performance with active learning
Learn about the latest enhancements to out-of-the-box document processing – with little to no training required
Get an exclusive demo of the new family of UiPath LLMs – GenAI models specialized for processing different types of documents and messages
This is a hands-on session specifically designed for automation developers and AI enthusiasts seeking to enhance their knowledge in leveraging the latest intelligent document processing capabilities offered by UiPath.
Speakers:
👨🏫 Andras Palfi, Senior Product Manager, UiPath
👩🏫 Lenka Dulovicova, Product Program Manager, UiPath
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...Jeffrey Haguewood
Sidekick Solutions uses Bonterra Impact Management (fka Social Solutions Apricot) and automation solutions to integrate data for business workflows.
We believe integration and automation are essential to user experience and the promise of efficient work through technology. Automation is the critical ingredient to realizing that full vision. We develop integration products and services for Bonterra Case Management software to support the deployment of automations for a variety of use cases.
This video focuses on the notifications, alerts, and approval requests using Slack for Bonterra Impact Management. The solutions covered in this webinar can also be deployed for Microsoft Teams.
Interested in deploying notification automations for Bonterra Impact Management? Contact us at sales@sidekicksolutionsllc.com to discuss next steps.
Designing Great Products: The Power of Design and Leadership by Chief Designe...
Eu35845853
1. P. Srinivasa Reddy et al. Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.845-853
RESEARCH ARTICLE
www.ijera.com
OPEN ACCESS
Fuzzy Controller Based Seven Level Modified H-Bridge Inverter
For Grid Connected PV System
P.Srinivasa Reddy1,S.Shamshul Haq 2, A.Mallikarjuna Prasad 3, S.Thirumalaiah4
PG Scholar, Department of EEE, St.Johns College of Engineering, Yemmiganur, India1
Assistant Professor, Department of EEE, St.Johns College of Engineering, Yemmiganur, India 2
Associate Professor, Department of EEE, St.Johns College of Engineering, Yemmiganur, India 3,4
ABSTRACT
This paper proposes a single-phase seven-level inverter for grid-connected photovoltaic systems, with a novel
pulse width-modulated (PWM) control scheme. Three reference signals that are identical to each other with an
offset value that is equivalent to the amplitude of the triangular carrier signal were used to generate the PWM
signals. The inverter is capable of producing seven levels of output-voltage levels (Vdc, 2Vdc/3, Vdc/3, 0,
−Vdc, −2Vdc/3, −Vdc/3) from the dc supply voltage. And it recounts the development of a novel modified Hbridge single-phase multilevel inverter that has two diode embedded bidirectional switches and a novel pulse
width modulated (PWM) technique. The topology was applied to a grid-connected photovoltaic system with
considerations for a maximum-power-point tracker (MPPT) and a current-control algorithm. Multilevel
inverters offer improved output waveforms and lower THD. The circuit topology, modulation law, and
operational principle of the proposed inverter were analyzed in detail. A FUZZY control is implemented to
optimize the performance of the inverter. MATLAB/SIMULINK results indicate that the THD of the Fuzzy
Controller Circuit is much lesser. Furthermore, both the grid voltage and the grid current are in phase at nearunity power factor. By controlling the modulation index, the desired number of levels of the inverter’s output
voltage can be achieved. The less THD in the seven-level inverter compared with that in the five- and threelevel inverters is an attractive solution for grid-connected PV inverters.
INDEX TERMS— Grid connected Photovoltaic system, Maximum power point tracking system, Single phase
seven level inverter and fuzzy logic controller.
I.
INTRODUCTION
The ever-increasing energy consumption,
fossil fuels’ soaring costs and exhaustible nature, and
worsening global environment have created a booming
interest in renewable energy generation systems, one
of which is photovoltaic. Such a system generates
electricity by converting the Sun’s energy directly into
electricity. Photovoltaic-generated energy can be
delivered to power system networks through gridconnected inverters.
A single-phase grid-connected inverter is
usually used for residential or low-power applications
of power ranges that are less than 10 kW. Types of
single-phase grid-connected topology of this inverter
are full-bridge three-level. The three-level inverter can
satisfy specifications through its very high switching,
but it could also unfortunately increase switching
losses, acoustic noise, and level of interference to
other equipment. Improving its output waveform
reduces its harmonic content and, hence, also the size
of the filter used and the level of electromagnetic
interference (EMI) generated by the inverter’s
switching operation. Multilevel inverters are
promising; they have nearly sinusoidal output-voltage
www.ijera.com
waveforms, output current with better harmonic
profile, less stressing of electronic components owing
to decreased voltages, switching losses that are lower
than those of conventional two-level inverters, a
smaller filter size, and lower EMI, all of which make
them cheaper, lighter, and more compact.
Fig.1. Proposed single-phase seven-level
Grid-connected inverter for photovoltaic systems.
845 | P a g e
2. P. Srinivasa Reddy et al. Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.845-853
Various topologies for multilevel inverters have been
proposed over the years. Common ones are diodeclamped, flying capacitor or multi cell, cascaded Hbridge, and modified H-bridge multilevel. This paper
recounts the development of a novel modified Hbridge single-phase multilevel inverter that has two
diode embedded bidirectional switches and a novel
pulse width modulated (PWM) technique. The
topology was applied to a grid-connected photovoltaic
system with considerations for a maximum-powerpoint tracker (MPPT) and a current-control algorithm.
II.
PROPOSED MULTILEVEL
INVERTER TOPOLOGY
The proposed single-phase seven-level
inverter was developed from the five-level inverter in.
It comprises a single-phase conventional H-bridge
inverter, two bidirectional switches, and a capacitor
voltage divider formed by C1, C2, and C3, as shown
in Fig. 1. The modified H-bridge topology is
significantly advantageous over other topologies, i.e.,
less power switch, power diodes, and less capacitors
for inverters of the same number of levels.
Photovoltaic (PV) arrays were connected to the
inverter via a dc–dc boost converter. The power
generated by the inverter is to be delivered to the
power network, so the utility grid, rather than a load,
was used. The dc–dc boost converter was required
because the PV arrays had a voltage that was lower
than the grid voltage. High dc bus voltages are
necessary to ensure that power flows from the PV
arrays to the grid. A filtering inductance Lf was used
to filter the current injected into the grid. Proper
switching of the inverter can produce seven outputvoltage levels (Vdc, 2Vdc/3, Vdc/3, 0, −Vdc, −2Vdc/3,
−Vdc/3) from the dc supply voltage. The proposed
inverter’s operation can be divided into seven
switching states, as shown in Fig. 2(a)–(g). Fig. 2(a),
(d), and (g) shows a conventional inverter’s
operational states in sequence, while Fig. 2(b), (c), (e),
and (f) shows additional states in the proposed inverter
synthesizing one- and two-third levels of the dc-bus
voltage. The required seven levels of output voltage
were generated as follows.
1) Maximum positive output (Vdc): S1 is ON,
connecting the load positive terminal to Vdc, and S4 is
ON, connecting the load negative terminal to ground.
All other controlled switches are OFF; the voltage
applied to the load terminals is Vdc. Fig. 2(a) shows
the current paths that are active at this stage.
2) Two-third positive output (2Vdc/3): The
bidirectional switch S5 is ON, connecting the load
positive terminal, and S4 is ON, connecting the load
negative terminal to ground. All other controlled
switches are OFF; the voltage applied to the load
terminals is 2Vdc/3. Fig. 2(b) shows the current paths
that are active at this stage.
3) One-third positive output (Vdc/3): The bidirectional
switch S6 is ON, connecting the load positive
www.ijera.com
www.ijera.com
terminal, and S4 is ON, connecting the load negative
terminal to ground. All other controlled switches are
OFF; the voltage applied to the load terminals is
Vdc/3. Fig. 2(c) shows the current paths that are active
at this stage.
4) Zero output: This level can be produced by two
switching combinations; switches S3 and S4 are ON,
or S1 and S2 are ON, and all other controlled switches
are OFF; terminal ab is a short circuit, and the voltage
applied to the load terminals is zero. Fig. 2(d) shows
the current paths that are active at this stage.
5) One-third negative output (−Vdc/3): The
bidirectional switch S5 is ON, connecting the load
positive terminal, and S2 is ON, connecting the load
negative terminal to Vdc. All other controlled switches
are OFF; the voltage applied to the load terminals is
−Vdc/3. Fig. 2(e) shows the current paths that are
active at this stage.
6) Two-third negative output (−2Vdc/3):The
bidirectional switch S6 is ON, connecting the load
positive terminal, and S2 is ON, connecting the load
negative terminal to ground. All other controlled
switches are OFF; the voltage applied to
the load terminals is −2Vdc/3. Fig. 2(f) shows the
current paths that are active at this stage.
7) Maximum negative output (−Vdc): S2 is ON,
connecting the load negative terminal to Vdc, and S3 is
ON, connecting the load positive terminal to ground.
All other controlled switches are OFF; the voltage
applied to the load terminals is −Vdc. Fig. 2(g) shows
the current paths that are active at this stage.
(a)
(b)
846 | P a g e
3. P. Srinivasa Reddy et al. Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.845-853
(c)
www.ijera.com
(g)
Fig.2. (Continued.) Switching combination required to
generate the output voltage (Vab).
(e)Vab=−Vdc/3. (f)Vab = −2Vdc/3. (g) Vab = −Vdc
TABLE I
OUTPUT VOLTAGE ACCORDING TO THE
SWITCHES’ ON–OFF CONDITION
(d)
Fig.2. Switching combination required to generate the
output voltage (Vab).
(a)Vab = Vdc. (b) Vab = 2Vdc/3.
(c)Vab = Vdc/3. (d)Vab = 0.
Table I shows the switching combinations that
generated the seven output-voltage levels (0, −Vdc,
−2Vdc/3, −Vdc/3, Vdc, 2Vdc/3, Vdc/3).
(e)
A novel PWM modulation technique was
introduced to generate the PWM switching signals.
Three reference signals (Vref1, Vref2, and Vref3) were
compared with a carrier signal (Vcarrier). The
reference signals had the same frequency and
amplitude and were in phase with an offset value that
was equivalent to the amplitude of the carrier signal.
The reference signals were each compared with the
carrier signal. If Vref1 had exceeded the peak
amplitude of Vcarrier, Vref2 was compared with
Vcarrier until it had exceeded the peak amplitude of
Vcarrier. Then, onward, Vref3 would take charge and
would be compared with Vcarrier until it reached zero.
Once Vref3 had reached zero, Vref2 would be
compared until it reached zero.
(f)
www.ijera.com
847 | P a g e
4. P. Srinivasa Reddy et al. Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.845-853
www.ijera.com
Fig.4. Seven-level output voltage (Vab) and switching
angles.
The phase angle depends on modulation
index Ma. Theoretically, for a single reference signal
and a single carrier signal, the modulation index is
defined to be
M a=
(2)
While for a single-reference signal and a dual carrier
signal, the modulation index is defined to be
M a=
(3)
Since the proposed seven-level PWM inverter utilizes
three carrier signals, the modulation index is defined
to be
M a=
Fig.3. Switching pattern for the single- phase sevenlevel inverter.
Then, onward, Vref1 would be compared with
Vcarrier. Fig. 3 shows the resulting switching pattern.
Switches S1, S3, S5, and S6 would be switching at the
rate of the carrier signal frequency, whereas S2 and S4
would operate at a frequency that was equivalent to
the fundamental frequency. For one cycle of the
fundamental frequency, the proposed inverter operated
through six modes. Fig. 4 shows the per unit outputvoltage signal for one cycle.
The six modes are described as follows:
Mode 1: 0 < ωt < θ1 and θ4 < ωt < π
Mode 2: θ1 < ωt < θ2 and θ3 < ωt < θ4
Mode 3: θ2 < ωt < θ3
Mode 4: π < ωt < θ5 and θ8 < ωt < 2π
Mode 5: θ5 < ωt < θ6 and θ7 < ωt < θ8
Mode 6: θ6 < ωt < θ7.
(4)
Where Ac is the peak-to-peak value of the carrier
signal and Am is the peak value of the voltage
reference signal Vref .
When the modulation index is less than 0.33, the phase
angle displacement is
θ1 =θ2 = θ3 = θ4 =
(5)
θ5 =θ6 = θ7 = θ8 =
(6)
On the other hand, when the modulation index is more
than 0.33 and less than 0.66, the phase angle
displacement is determined by
θ1 =
(7)
θ2 =θ3 =
(8)
θ4 =π − θ1
θ5 =π + θ1
θ6 =θ7 = 3π/2
θ8 =2π − θ1
(1)
(9)
(10)
(11)
(12)
If the modulation index is more than 0.66, the phase
angle displacement is determined by
θ1=
(13)
θ2=
θ3 =π − θ2
www.ijera.com
(14)
(15)
848 | P a g e
5. P. Srinivasa Reddy et al. Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.845-853
θ4 =π − θ1
θ5 =π + θ1
θ6 =π + θ2
θ7 =2π − θ2
θ8 =2π − θ1
(16)
(17)
(18)
(19)
(20)
For Ma that is equal to, or less than, 0.33,
only the lower reference wave (Vref3) is compared with
the triangular carrier signal. The inverter’s behaviour
is similar to that of a conventional full-bridge threelevel PWM inverter. However, if Ma is more than 0.33
and less than 0.66, only Vref2 and Vref3 reference signals
are compared with the triangular carrier wave. The
output voltage consists of five dc-voltage levels. The
modulation index is set to be more than 0.66 for seven
levels of output voltage to be produced. Three
reference signals have to be compared with the
triangular carrier signal to produce switching signals
for the switches.
III.
CONTROL SYSTEM
As Fig. 5 shows, the control system
comprises a MPPT algorithm, a dc-bus voltage
controller, reference-current generation, and a current
controller. The two main tasks of the control system
are maximization of the energy transferred from the
PV arrays to the grid, and generation of a sinusoidal
current with minimum harmonic distortion, also under
the presence of grid voltage harmonics. The proposed
inverter utilizes the perturb-and-observe (P&O)
algorithm for its wide usage in MPPT owing to its
simple structure and requirement of only a few
measured parameters. It periodically perturbs (i.e.,
www.ijera.com
increment or decrement) the array terminal voltage
and compares the PV output power with that of the
previous perturbation cycle. If the power was
increasing, the perturbation would continue in the
same direction in the next cycle; otherwise, the
direction would be reversed. This means that the array
terminal voltage is perturbed every MPPT cycle;
therefore, when the MPP is reached, the P&O
algorithm will oscillate around it. The P&O algorithm
was implemented in the dc–dc boost converter. The
output of the MPPT is the duty-cycle function. As the
dc-link voltage Vdc was controlled in the dc–ac seven
level PWM inverter, the change of the duty cycle
changes the voltage at the output of the PV panels.
The grid period and phase must be detected. The
proposed inverter provides an analog zero-crossing
detection circuit on one of its input ports where the
grid voltage is to be connected. The zero-crossing
circuit then produces an in-phase square-wave output
that is fed into the digital I/O port. The feedback
controller used in this application utilizes the FUZZY
algorithm. The current injected into the grid, also
known as grid current Igrid, was sensed and fed back to
a comparator that compared it with the reference
current Igridref . Igridref is the result of the MPPT
algorithm. The error from the comparison process of
Igrid and Igridref was fed into the controller. The output
of the FUZZY controller, also known as Vref, goes
through an anti windup process before being compared
with the triangular wave to produce the switching
signals forS1–S6.Eventually, Vref becomes Vref1; Vref2
and Vref3 can be derived from Vref1 by shifting the
offset value, which was Equivalent to the amplitude
of the triangular wave.
Fig.5. Seven-level inverter with closed-loop control algorithm.
www.ijera.com
849 | P a g e
6. P. Srinivasa Reddy et al. Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.845-853
www.ijera.com
Fig.(6)ATLAB SIMULINK MODEL OF MODIFIED H-BRIDGE INVERTER USING FUZZY
CONTROLLER
IV.
A.
SIMULATION AND EXPERIMENTAL
RESULTS
Simulation Results
MATLAB SIMULINK simulated the
proposed configuration before it was physically
implemented in a prototype. The PWM switching
patterns were generated by comparing three reference
signals (Vref1, Vref2, and Vref3) against a triangular
carrier signal (see Fig. 6). Subsequently, the
comparing process produced PWM switching signals
for switches S1–S6, as Figs. 7–9 show. One leg of the
inverter operated at a high switching rate that was
equivalent to the frequency of the carrier signal,
while the Other leg operated at the rate of the
fundamental frequency i.e. 50hz. Switches S5 and S6
also operated at the rate of the carrier signal. Fig. 10
shows the simulation result of inverter output voltage
Vinv. The dc-bus voltage was set at 300 V (>√2Vgrid;
in this case, Vgrid was 120 V).The dc-bus voltage must
always be higher than √ 2 of Vgrid to inject current
into the grid, or current will be injected from the grid
into the inverter.
Therefore, operation is recommended to be
between Ma = 0.66 and Ma = 1.0. Vinv comprises
seven voltage levels, namely, Vdc, 2Vdc/3, Vdc/3, 0,
−Vdc, −2Vdc/3, and −Vdc/3. The current flowing into
the grid was filtered to resemble a pure sine wave in
phase with the grid voltage (see Fig. 11). As Igrid is
almost a pure sine wave at unity power factor
www.ijera.com
Fig.7. PWM signals for S1.
Fig.8. PWM signals for S2 .
850 | P a g e
7. P. Srinivasa Reddy et al. Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.845-853
www.ijera.com
Fig.9. PWM signals for S3.
Fig.14. Grid voltage
Fig.10. PWM signals for S4
Fig.15. Grid current
V.
Multilevel Inverter Specifications and
Controller Parameters.
The below table depicts the specifications and
parameters of the inverter
TABLEII
Fig.11. PWM signals for S5
PV array rated
voltage
Standard
Environmental
Condition
Solar radiation, G
Cell temperature, T
1000
W/m2
25 0C
System Frequency
50 Hz
Switching
Frequency
Lb
Lf
C1-C3
2K Hz
Inverter output
voltage
Fig.12. PWM signals for S6
1.2 kV
300v
2.2mh
3mh
220μF
Fig.13. Inverter output voltage (Vinv).
www.ijera.com
851 | P a g e
8. P. Srinivasa Reddy et al. Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.845-853
VI.CONCLUSION
Multilevel inverters offer improved output
waveforms and lower THD. This paper has presented
a novel PWM switching scheme for the proposed
multilevel inverter. It utilizes three reference signals
and a triangular carrier signal to generate PWM
switching signals. The behaviour of the proposed
multilevel inverter was analyzed in detail. a FUZZY
control is implemented to optimize the performance
of the inverter. By controlling the modulation index,
the desired number of levels of the inverter’s output
voltage can be achieved. The less THD in the sevenlevel inverter compared with that in the five- and
three-level inverters is an attractive solution for gridconnected PV inverters.
[9]
[10]
[11]
REFERENCES
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
M. Calais and V. G. Agelidis, “Multilevel
converters for single-phase grid connected
photovoltaic systems—An overview,” in
Proc. IEEE Int. Symp. Ind. Electron., 1998,
vol. 1, pp. 224–229.
S. B. Kjaer, J. K. Pedersen, and F.
Blaabjerg, “A review of single-phase grid
connected inverters for photovoltaic
modules,” IEEE Trans. Ind. Appl., vol. 41,
no. 5, pp. 1292–1306, Sep./Oct. 2005.
P. K. Hinga, T. Ohnishi, and T. Suzuki, “A
new PWM inverter for photovoltaic power
generation system,” in Conf. Rec. IEEE
Power Electron. Spec. Conf., 1994, pp. 391–
395.
Y. Cheng, C. Qian, M. L. Crow, S. Pekarek,
and S. Atcitty, “A comparison of diodeclamped and cascaded multilevel converters
for a STATCOM with energy storage,”
IEEE Trans. Ind. Electron., vol. 53, no. 5,
pp. 1512– 1521, Oct. 2006.
M. Saeedifard, R. Iravani, and J. Pou, “A
space vector modulation strategy for a backto-back five-level HVDC converter system,”
IEEE Trans. Ind. Electron., vol. 56, no. 2,
pp. 452–466, Feb. 2009.
S.Alepuz, S.Busquets-Monge, J. Bordonau,
J. A. M. Velasco, C. A. Silva, J. Pontt, and J.
Rodríguez, “Control strategies based on
symmetrical components for grid-connected
converters under voltage dips,” IEEE Trans.
Ind. Electron., vol. 56, no. 6, pp. 2162–
2173, Jun. 2009.
J. Rodríguez, J. S. Lai, and F. Z. Peng,
“Multilevel inverters: A survey of
topologies, controls, and applications,”
IEEE Trans. Ind. Electron., vol. 49, no. 4,
pp. 724–738, Aug. 2002.
J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt,
and S. Kouro, “Multilevel voltage-sourceconverter topologies for industrial medium-
www.ijera.com
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
www.ijera.com
voltage drives,” IEEE Trans. Ind. Electron.,
vol. 54, no. 6, pp. 2930–2945,Dec. 2007.
M. M. Renge and H. M. Suryawanshi,
“Five-level diode clamped inverter to
eliminate common mode voltage and reduce
dv/dt in medium voltage rating induction
motor drives,” IEEE Trans. Power
Electron., vol. 23, no. 4, pp. 1598–1160, Jul.
2008.
E. Ozdemir, S. Ozdemir, and L. M. Tolbert,
“Fundamentalfrequencymodulated six-level
diode-clamped multilevel inverter for threephase stand-alone photovoltaic system,”
IEEE Trans. Ind. Electron., vol. 56, no. 11,
pp. 4407–4415, Nov. 2009.
R. Stala, S. Pirog, M. Baszynski, A.
Mondzik, A. Penczek, J. Czekonski, and S.
Gasiorek, “Results of investigation of
multicell converters with balancing circuit—
Part I,” IEEE Trans. Ind. Electron., vol. 56,
no. 7, pp. 2610–2619, Jul. 2009.
R. Stala, S. Pirog, M. Baszynski, A.
Mondzik, A. Penczek, J. Czekonski, and S.
Gasiorek, “Results of investigation of
multicell converters with circuit—Part II,”
IEEE Trans. Ind. Electron., vol. 56, no. 7,
pp. 2620–2628, Jul. 2009.
P. Lezana, R. Aguilera, and D. E. Quevedo,
“Model predictive controlof an asymmetric
flying capacitor converter,” IEEE Trans.
Ind. Electron., vol. 56, no. 6, pp. 1839–
1846, Jun. 2009.
M. F. Escalante, J.-C. Vannier, and A.
Arzandé, “Flying capacitor multilevel
inverters
and
DTC
motor
drive
applications,” IEEE Trans. Ind. Electron.,
vol. 49, no. 4, pp. 809–815, Aug. 2002.
A. Shukla, A. Ghosh, and A. Joshi, “Static
shunt and series compensations of an SMIB
system using flying capacitor multilevel
inverter,” IEEE Trans. Power Del., vol. 20,
no. 4, pp. 2613–2622, Oct. 2005.
J. Huang and K. A. Corzine, “Extended
operation of flying capacitor multilevel
inverter,” IEEE Trans. Power Electron., vol.
21, no. 1, pp. 140–147, Jan. 2006.
F. Z. Peng, “A generalized multilevel
inverter topology with self voltage
balancing,” IEEE Trans. Ind. Appl., vol. 37,
no. 2, pp. 611–617, Mar./Apr. 2001.
E. Villanueva, P. Correa, J. Rodríguez,
andM. Pacas, “Control of a singlephase
cascaded H-bridge multilevel inverter for
grid-connected photovoltaic systems,” IEEE
Trans. Ind. Electron., vol. 56, no. 11, pp.
4399– 4406, Nov. 2009.
L. M. Tolbert, F. Z. Peng, T. Cunnyngham,
and J. N. Chiasson, “Charge balance control
schemes for cascade multilevel converter in
hybrid electric vehicles,” IEEE Trans. Ind.
852 | P a g e
9. P. Srinivasa Reddy et al. Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.845-853
[20]
[21]
[22]
[23]
[24]
[25]
[26]
[27]
[28]
[29]
[30]
Electron., vol. 49, no. 5, pp. 1058–1064,Oct.
2002.
K. A. Corzine, M. W. Wielebski, F. Z. Peng,
and J. Wang, “Control of cascaded
multilevel inverters,” IEEE Trans. Power
Electron., vol. 19, no. 3, pp. 732–738, May
2004.
J. I. Leon, S. Vazquez, S. Kouro, L. G.
Franquelo, J. M. Carrasco, and J. Rodriguez,
“Unidimensional modulation technique for
cascaded multilevel converters,” IEEE
Trans. Ind. Electron., vol. 49, no. 5, pp.
1058–1064, Oct. 2002.
C.-C. Hua, C.-W. Wu, and C.-W. Chuang,
“A digital predictive current control with
improved sampled inductor current for
cascaded inverters,” IEEE Trans. Ind.
Electron., vol. 56, no. 5, pp. 1718–1726,
May 2009.
S. Vazquez, J. I. Leon, L. G. Franquelo, J. J.
Padilla, and J. M. Carrasco, “DC-voltageratio control strategy for multilevel cascaded
converters fed with a single DC source,”
IEEE Trans. Ind. Electron., vol. 56, no. 7,
pp. 2513–2521, Jul. 2009.
C. Cecati, F. Ciancetta, and P. Siano, “A
multilevel inverter for photovoltaic systems
with fuzzy logic control,” IEEE Trans. Ind.
Electron., vol. 57, no. 12, pp. 4115–4125,
Dec. 2010.
G. Ceglia, V. Guzman, C. Sanchez, F.
Ibanez, J. Walter, and M. I. Gimanez, “A
new simplified multilevel inverter topology
for DC–AC conversion,” IEEE Trans.
Power Electron., vol. 21, no. 5, pp. 1311–
1319, Sep. 2006.
V. G. Agelidis, D. M. Baker, W. B.
Lawrance, and C. V. Nayar, “A multilevel
PWM inverter topology for photovoltaic
applications,” in Proc. IEEE ISIE, Guimäes,
Portugal, 1997, pp. 589–594.
S. J. Park, F. S. Kang,M.H.Lee, and C. U.
Kim, “Anewsingle-phase fivelevel PWM
inverter employing a deadbeat control
scheme,” IEEE Trans. Power Electron., vol.
18, no. 3, pp. 831–843, May 2003.
J. Selvaraj and N. A. Rahim, “Multilevel
inverter for grid-connected PV system
employing digital PI controller,” IEEE
Trans. Ind. Electron., vol. 56, no. 1, pp.
149–158, Jan. 2009.
N. A. Rahim and J. Selvaraj, “Multi-string
five-level inverter with novel PWM control
scheme for PV application,” IEEE Trans.
Ind. Electron., vol. 57, no. 6, pp. 2111–
2121, Jun. 2010.
M. P. Kazmierkowski, R. Krishnan, and F.
Blaabjerg, Control in Power Electronics
Selected Problems. New York: Academic,
2002.
www.ijera.com
www.ijera.com
BIOGRAPHIES
P.SRINIVASA REDDY is doing M.Tech
in Power Electronics and Drives in
St.Johns
College
of
Engineering,
Yemmiganur, Kurnool District. His
research interests are Power Electronics, Ac motor
drives
S.SHAMSHUL HAQ is the Assistant
Professor in the department of EEE,
St.Johns College of Engineering,
Yemmiganur. He has 6 years of teaching
experience. His areas of interests are Power systems,
Power Electronics, Ac motor drives.
A.MALLIKARJUNA PRASAD has
obtained his B.E from MADRAS
University in the year 2001. He has
obtained his M.E from Sathyabama
University in the year 2004. He has 10
years of teaching experience. Presently he is a
research scholar in JNTU, KAKINADA. He is
working in the area of high power density dc-dc
converters
S.THIRUMALAIAH
has obtained
his B.TECH from S.K University in the
year 2002. He has obtained his
M.TECH from J.N.TU HYDERABAD
in the year 2008. He has 6 years of teaching
experience. Presently he is a research scholar in
JNTU, ANATAPUR. He is working in the area of
power system control with application of power
electronics.
853 | P a g e