SlideShare a Scribd company logo
1 of 5
Download to read offline
International Association of Scientific Innovation and Research (IASIR) 
(An Association Unifying the Sciences, Engineering, and Applied Research) 
(An Association Unifying the Sciences, Engineering, and Applied Research) 
International Journal of Emerging Technologies in Computational 
and Applied Sciences (IJETCAS) 
www.iasir.net 
IJETCAS 14- 641; © 2014, IJETCAS All Rights Reserved Page 300 
ISSN (Print): 2279-0047 
ISSN (Online): 2279-0055 
Bridgeless SEPIC for AC to DC 
Kakkeri Roopa, Bagban Jasmine, Patil Vanita 
Department of Electronics and Telecommunications Engineering, 
S.A.E, Pune, Maharashtra, INDIA 
_________________________________________________________________________________________ 
Abstract: This paper presents a new bridgeless single phase AC-DC converter based on Single Ended Primary Inductance Converter (SEPIC). The proposed rectifier utilizes a bidirectional switch (MOSFET) and two fast diodes. The absence of an input diode bridge and the presence of only one diode in the flowing current path during each switching cycle result in less conduction loss compared to existing PFC rectifiers. In the proposed scheme, DSPIC30F2010 controller is used to produce signals. Experimental circuit of this converter is developed with universal input voltage capability for 20-30V DC output voltage connected to resistive load (incandescent lamp with different watts). Textronics TDS2024B storage oscilloscope is used to store the gate pulses and waveforms. 
Key words: Bridgeless rectifier, MOSFETs, AC-DC Converter, Voltage level sensor, Zero cross detector 
_______________________________________________________________________________________________________ 
I. Introduction 
The active power factor correction (PFC) circuits are widely used to effectively draw the energy from the mains via an AC to DC converter. These PFC circuits are normally consists of full bridge diode rectifier and DC-DC converter. If only one DC-DC converter is used, then it will be classified as a single-stage converter while two-stage converter utilizes two-DC-DC converter. On the other hand, some PFC circuits are realized without the full-bridge rectifier circuit, which is known as the bridgeless PFC topology. Actually, these bridgeless PFC circuit combines the operation of bridge rectifier and DC-DC converter into a single circuit. The bridgeless PFC topology has less number of components conduct at each switching cycle compared to the conventional Boost PFC circuit. Numerous works on bridgeless PFC which focus on several key issues such as higher power factor and higher efficiency capability compared to the conventional PFC converters.A new bridgeless PFC circuit based on single ended primary inductance converter (SEPIC) offer several advantages as a PFC circuit such as lower input current, simple control circuitry, reduced switch voltage stress, easily implemented as isolated converter and less electromagnetic inference (EMI). The demand for improving power quality of the ac system has become a great concern due to the rapidly increased number of electronic equipment. To reduce harmonic contamination in power lines and improve the transmission efficiency. In recent years , the demand for improving power quality of the ac system has become a great concern due to the rapidly increased number of electronic equipment. To reduce harmonic distortion in power lines and improve the transmission efficiency, power factor correction became an active topic in power electronics. 
II. Block Diagram and Its Explanation 
A. System overview 
The block diagram of the proposed AC-DC converter using bridgeless SEPIC is shown in fig 1. It has gate drive unit, control unit. Each MOSFET acts as a switch without any switching losses and facilitates the operation of the converter.The primary function of the gate drive circuit is to convert logic level control signals into the appropriate voltage and current for efficient, reliable, switching of the MOSFET module.In this work an optocoupler TLP50 is used to isolate the gate drive circuit and the MOSFET basedcircuit. The optocoupler consists of an infrared light- emitting diode and a silicon phototransistor. The input signal is applied to the IRLED and the output is taken from the phototransistor. 
A controller (DSPIC30F2010) is used to implement the core of the control function, which simplifies the hardware setup. 
B .Control circuit 
The control circuit of the proposed scheme consists of a Digital signal controller DSPIC30F2010. The microcontroller is operated at 10MHz crystal frequency. A control unit (CU) is, in general, a central (or sometimes distributed but clearly distinguishable) part of the machinery that controls its operation, provided that a piece of machinery is complex and organized enough to contain any such unit. The controller decides the instant timing of
Kakkeri Roopa et al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(3), June-August, 2014, pp. 300- 
304 
IJETCAS 14- 641; © 2014, IJETCAS All Rights Reserved Page 301 
the gate signal to be given to the MOSFETs in order to avoid overlapping in conduction of incoming and outgoing 
MOSFETs. 
Fig. 1. Block diagram of the proposed system 
III. Converter System Description 
(a) 
(b) 
(c) 
Fig. 2. (a) The proposed bridgeless SEPIC operated during (b) positive and (c) negative half line cycle 
The proposed circuit is much simpler in several aspects namely: (1) less number of components operated at each 
input-voltage cycle, (2) the minimum number of output capacitor (Co) required is one, (3) driving the MOSFETs 
gate terminal is simpler due to both ‘source’ terminals of the MOSFETs are connected to a common node and (4) 
no gate-driver circuit with isolation is required. 
In the operation of the converter the three conductor are working in DCM. Operating the SEPIC in DCM offers 
advantages over continuous-current-mode (CCM) operation, such as a near-unity power factor can be achieved 
naturally and without sensing the input line current. In DCM, both S1 and S2 are turned on at zero current , while 
diodes Do1 and Do2 are turned off at zero current. Thus, the loss due to the switching losses and the reverse 
recovery of the rectifier are considerably reduced. As the analysis goes deeper, it is found that the circuit analysis 
can be divided into two main parts which are the operation during positive half-line cycle and negative half-line 
cycle as shown in Fig 3(b) and (c). During positive half-line cycle, all components will conduct except Ds1, S2, C2, 
L3 and Do2. During negative cycle, the components that will not conduct are Ds2, S1, C1, L2 and Do1. 
Micro Controller 
MOSFET - A 
MOSFET – B 
AC supply 
Driver Unit DC Load
Kakkeri Roopa et al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(3), June-August, 2014, pp. 300- 
304 
IJETCAS 14- 641; © 2014, IJETCAS All Rights Reserved Page 302 
IV. Circuit Operation 
The proposed converter will operate in Discontinuous Conduction Modes (DCM) since this type of mode offers 
several advantages namely capability to operate as PFC is inherent, suitable for low power applications and lower 
component stress. As depicted in Figure 3, the circuit operation of the proposed converter within each switching 
period, TS, can be divided into three subinterval modes, namely MODE 1 (d1TS), MODE 2 (d2TS) and MODE 3 
(d3TS). 
(a) 
In MODE1, equivalent circuit is shown in Figure 3(a). As can be seen, when the upper MOSFET, S1, is turned on, 
the current from the source, Vg, will flow through the input inductor and continue to S1 and Ds2 before completing 
the current path through Vg. 
(b) 
(c) 
Fig.3. Equivalent circuit during (a) MODE 1(d1Ts),(b) MODE 2(d2Ts) and MODE 3(d3Ts). 
Figure 3(b) shows the circuit in MODE 2. Obviously at this mode, S1 is turned off such that no current will flow 
through it, but now Do1 is forward-biased. At this point, L1 falls linearly due to the process of discharging its 
current to the load through iCb1 and iDo1 and create the return path through Ds2. At the same time, L2 will also 
discharge its current linearly to the load through iDo1. 
Finally, in MODE 3, both S1 and Do1 are turned off resulting only two closed current path which is at the input and 
the output side. L1 and L2 are equal while Vg is equal to VCb1. As a result, the input current is approximately equal 
to zero. However, an almost DC current exist at this mode and the amount of current at L1 and L2 are equal but on 
the opposite direction. 
V. Experimental Setup and Results 
Experimental results for Resistive load and incandescent lamp are as follws: 
Table.1 Table.2 
Vin 
Vout( Observed value of output 
voltage for set Vout=23V) 
Resistive load 60w 100w 
70 23.2 22.5 20.8 
80 23.2 22.3 20.7 
90 23.6 23.4 20.9 
100 23.8 23.6 21.5 
110 23.9 23.2 21.6 
120 23.9 23.8 21.8 
Vin 
V out( Observed value of output 
Voltage for set Vout=30V) 
Resistive load 60w 100w 
70 28.2 29.2 25.6 
80 28.3 29.4 25.8 
90 28.5 30.6 26.9 
100 29.4 30.8 26.5 
110 29.6 30.7 26.7 
120 29.8 30.9 26.9
Kakkeri Roopa et al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(3), June-August, 2014, pp. 300- 
304 
IJETCAS 14- 641; © 2014, IJETCAS All Rights Reserved Page 303 
The new AC-DC converter using bridgeless SEPIC developed hardware is tested with load. The proposed control system is implemented by a DSPIC30F2010. C language is used to develop the program. The device is programmed using MPLAB Integrated Development Environment (IDE) tool. For execution of C-code, MPLAB compiler is used. In this work, I have used resistive load, 60W & 100W incandescent lamp. 
The hardware set is developed and tested in power electronics laboratory and the photograph of complete setup is shown in fig 4. The test is carried out on resistive load and bulb. DC voltages and DC output voltages for different loads are tabulated. 
In the complete experiment the oscilloscope used is Tektronix TDS2024B Digital Storage Oscilloscope (DSO) to store gate pulses and voltage waveforms. Tables 1 & 2 shows, the output voltages for resistive load and for incandescent lamps ofdifferent voltages. Fig 5.a-d & 6.a-d. shows the corresponding waveforms taken from the Digital Storage Oscilloscope. 
Fig. 4. Photograph of the complete designed system 
Waveforms for resistive load and incandescent lamps of different wattages for set Vout =23v 
Fig. 5(a). Gate pulse waveform 
Fig. 5(b). Gate pulse waveform 
Fig. 5(c). Gate pulse waveform 
Fig. 5(d). Gate pulse waveform with respect to zero cross detector 
Waveforms for resistive load and incandescent lamps of different wattages for set Vout =30v 
Fig. 6(a). Gate pulse waveform 
Fig. 6(b). Gate pulse waveforms
Kakkeri Roopa et al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(3), June-August, 2014, pp. 300- 
304 
IJETCAS 14- 641; © 2014, IJETCAS All Rights Reserved Page 304 
Fig. 6(c). Gate pulse waveform 
Fig. 6(d). Gate pulse waveform with respect to zero cross detector 
VI. Conclusion 
A new AC-DC converter using bridgeless SEPIC has been proposed and verified by experimental works.It is showed that the proposed circuit is capable to achieve high power factor under universal input voltage condition. The capability to reshape the input current is inherent when the circuit is operated in DCM. The main features of the proposed converters include high efficiency, low voltage stress on the semiconductor devices & simplicity of design. This circuit would be most suitable to be used as a switch mode power supply application for low power equipments especially those requiring high quality input power. 
In the proposed scheme, DSPIC30F2010 controller is used to produce signals. Experimental circuit of this converter is developed with universal input voltage capability for 20-30V DC output voltage and the developed hardware setup is tested on a resistive load and incandescent lamp(60w,100w) in power electronics laboratory. From the experimental setup and results chapter it is clear that the developed hardware satisfactory converts AC-DC,& can be used in switch mode power supply, equipments which require high quality input power, LED lightning DC motor etc. 
VII. Future Scope 
This paper has explored some good ideas and suitable solutions, but further investigation is necessary either for telecom and computer server applications or in related field of power management, which are suggested as follows: 
1.Dynamic response in low power applications, 
2.Design of PFC converter at very high switching frequency, 
3.Unbalanced input voltage in modular approach. 
Appendix 
The following defines the nomenclature and system parameters used in this paper : 
Loads: 60W,100W incandescent lamps 
Inverter parameters : 
Vin :lnput voltage 230V 
Cb1,Cb2,Co capacitors 
S1,S2MOSFETs 
References 
[1] D.M. Mitchell, "AC-DC Converter having an improved power factor",U.S. Patent 4,412,277, Oct. 25, 1983. 
[2] D. Tollik and A. Pietkiewicz, “Comparative analysis of 1-phase active power factor correction topologies,” in Proc. Int. Telecommunication Energy Conf., Oct. 1992, pp. 517–523. 
[3] A. F. Souza and I. Barbi, “High power factor rectier with reduced conduction and commutation losses,” in Proc. Int. Telecommunication Energy Conf., Jun. 1999, pp. 8.1.1–8.1.5 
[4] J. Liu, W. Chen, J. Zhang, D. Xu, and F. C. Lee, “Evaluation of power losses in different CCM mode single-phase boost PFC converters via simulation tool,” in Rec. IEEE Industry Applications Conf., Sep. 2001, pp. 2455–2459. 
[5] Huber, Laszlo; Jang, Yungtaek; Jovanovic, Milan M.,"Performance Evaluation of Bridgeless PFC Boost Rectifiers" IEEE Transactions on Power Electronics, vol. 23, no 3, pp.1381-1390, May 2008.

More Related Content

What's hot

International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)IJERD Editor
 
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADSSINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADSelelijjournal
 
Condition of phase angle for a new VDGA-based multiphase variable phase shift...
Condition of phase angle for a new VDGA-based multiphase variable phase shift...Condition of phase angle for a new VDGA-based multiphase variable phase shift...
Condition of phase angle for a new VDGA-based multiphase variable phase shift...IJECEIAES
 
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES P singh
 
Application of Variable Inductors in a DC/DC Converter to Increase the Operat...
Application of Variable Inductors in a DC/DC Converter to Increase the Operat...Application of Variable Inductors in a DC/DC Converter to Increase the Operat...
Application of Variable Inductors in a DC/DC Converter to Increase the Operat...theijes
 
A New Multilevel Inverter Structure For High-Power Applications using Multi-c...
A New Multilevel Inverter Structure For High-Power Applications using Multi-c...A New Multilevel Inverter Structure For High-Power Applications using Multi-c...
A New Multilevel Inverter Structure For High-Power Applications using Multi-c...IJPEDS-IAES
 
Study and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nmStudy and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nmeSAT Publishing House
 
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...IJEEE
 
Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay Yayah Zakaria
 
Low Power Full Adder using 9T Structure
Low Power Full Adder using 9T StructureLow Power Full Adder using 9T Structure
Low Power Full Adder using 9T Structureidescitation
 
E041116369
E041116369E041116369
E041116369IOSR-JEN
 
IRJET-Design of Capacitor Less LDO Regulator by using Cascode Compensation Te...
IRJET-Design of Capacitor Less LDO Regulator by using Cascode Compensation Te...IRJET-Design of Capacitor Less LDO Regulator by using Cascode Compensation Te...
IRJET-Design of Capacitor Less LDO Regulator by using Cascode Compensation Te...IRJET Journal
 
Analysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle Variations
Analysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle VariationsAnalysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle Variations
Analysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle VariationsIJPEDS-IAES
 
Fuzzy Logic Controller Based Single Buck Boost Converter for Solar PV Cell
Fuzzy Logic Controller Based Single Buck Boost Converter for Solar PV CellFuzzy Logic Controller Based Single Buck Boost Converter for Solar PV Cell
Fuzzy Logic Controller Based Single Buck Boost Converter for Solar PV CellIJAPEJOURNAL
 
Implementation of Full Adder Cell Using High Performance CMOS Technology
Implementation of Full Adder Cell Using High Performance CMOS TechnologyImplementation of Full Adder Cell Using High Performance CMOS Technology
Implementation of Full Adder Cell Using High Performance CMOS Technologyijsrd.com
 
Dual output DC-DC quasi impedance source converter
Dual output DC-DC quasi impedance source converterDual output DC-DC quasi impedance source converter
Dual output DC-DC quasi impedance source converterIJECEIAES
 
Modeling and simulation of three phases cascaded H-bridge grid-tied PV inverter
Modeling and simulation of three phases cascaded H-bridge grid-tied PV inverterModeling and simulation of three phases cascaded H-bridge grid-tied PV inverter
Modeling and simulation of three phases cascaded H-bridge grid-tied PV inverterjournalBEEI
 

What's hot (20)

International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
 
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADSSINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
 
Condition of phase angle for a new VDGA-based multiphase variable phase shift...
Condition of phase angle for a new VDGA-based multiphase variable phase shift...Condition of phase angle for a new VDGA-based multiphase variable phase shift...
Condition of phase angle for a new VDGA-based multiphase variable phase shift...
 
A five-level multilevel topology utilizing multicarrier modulation technique
A five-level multilevel topology utilizing multicarrier modulation techniqueA five-level multilevel topology utilizing multicarrier modulation technique
A five-level multilevel topology utilizing multicarrier modulation technique
 
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
 
Application of Variable Inductors in a DC/DC Converter to Increase the Operat...
Application of Variable Inductors in a DC/DC Converter to Increase the Operat...Application of Variable Inductors in a DC/DC Converter to Increase the Operat...
Application of Variable Inductors in a DC/DC Converter to Increase the Operat...
 
A New Multilevel Inverter Structure For High-Power Applications using Multi-c...
A New Multilevel Inverter Structure For High-Power Applications using Multi-c...A New Multilevel Inverter Structure For High-Power Applications using Multi-c...
A New Multilevel Inverter Structure For High-Power Applications using Multi-c...
 
Study and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nmStudy and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nm
 
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
 
Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay
 
Low Power Full Adder using 9T Structure
Low Power Full Adder using 9T StructureLow Power Full Adder using 9T Structure
Low Power Full Adder using 9T Structure
 
E041116369
E041116369E041116369
E041116369
 
IRJET-Design of Capacitor Less LDO Regulator by using Cascode Compensation Te...
IRJET-Design of Capacitor Less LDO Regulator by using Cascode Compensation Te...IRJET-Design of Capacitor Less LDO Regulator by using Cascode Compensation Te...
IRJET-Design of Capacitor Less LDO Regulator by using Cascode Compensation Te...
 
9.mohamed ezzat 93 103
9.mohamed ezzat 93 1039.mohamed ezzat 93 103
9.mohamed ezzat 93 103
 
Analysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle Variations
Analysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle VariationsAnalysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle Variations
Analysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle Variations
 
Single Phase Asymmetrical Cascaded MLI with Extreme Output Voltage Levels to ...
Single Phase Asymmetrical Cascaded MLI with Extreme Output Voltage Levels to ...Single Phase Asymmetrical Cascaded MLI with Extreme Output Voltage Levels to ...
Single Phase Asymmetrical Cascaded MLI with Extreme Output Voltage Levels to ...
 
Fuzzy Logic Controller Based Single Buck Boost Converter for Solar PV Cell
Fuzzy Logic Controller Based Single Buck Boost Converter for Solar PV CellFuzzy Logic Controller Based Single Buck Boost Converter for Solar PV Cell
Fuzzy Logic Controller Based Single Buck Boost Converter for Solar PV Cell
 
Implementation of Full Adder Cell Using High Performance CMOS Technology
Implementation of Full Adder Cell Using High Performance CMOS TechnologyImplementation of Full Adder Cell Using High Performance CMOS Technology
Implementation of Full Adder Cell Using High Performance CMOS Technology
 
Dual output DC-DC quasi impedance source converter
Dual output DC-DC quasi impedance source converterDual output DC-DC quasi impedance source converter
Dual output DC-DC quasi impedance source converter
 
Modeling and simulation of three phases cascaded H-bridge grid-tied PV inverter
Modeling and simulation of three phases cascaded H-bridge grid-tied PV inverterModeling and simulation of three phases cascaded H-bridge grid-tied PV inverter
Modeling and simulation of three phases cascaded H-bridge grid-tied PV inverter
 

Similar to Ijetcas14 641

Switched Inductor Based Buck-Boost Transformerless Inverter
Switched Inductor Based Buck-Boost Transformerless InverterSwitched Inductor Based Buck-Boost Transformerless Inverter
Switched Inductor Based Buck-Boost Transformerless InverterIRJET Journal
 
Simulation of Bridgeless SEPIC Converter with Modified Switching Pulse
Simulation of Bridgeless SEPIC Converter with Modified Switching PulseSimulation of Bridgeless SEPIC Converter with Modified Switching Pulse
Simulation of Bridgeless SEPIC Converter with Modified Switching PulseIJMER
 
Closed Loop Simulation and Implementation of Digital Integral Control of Sy...
Closed Loop Simulation and Implementation of  Digital Integral  Control of Sy...Closed Loop Simulation and Implementation of  Digital Integral  Control of Sy...
Closed Loop Simulation and Implementation of Digital Integral Control of Sy...IRJET Journal
 
Efficient bridgeless SEPIC converter fed PMBLDC motor using artificial neural...
Efficient bridgeless SEPIC converter fed PMBLDC motor using artificial neural...Efficient bridgeless SEPIC converter fed PMBLDC motor using artificial neural...
Efficient bridgeless SEPIC converter fed PMBLDC motor using artificial neural...IJECEIAES
 
IRJET - Comparative Study of Different AC-DC Converter for High Step Down
IRJET - Comparative Study of Different AC-DC Converter for High Step DownIRJET - Comparative Study of Different AC-DC Converter for High Step Down
IRJET - Comparative Study of Different AC-DC Converter for High Step DownIRJET Journal
 
Design and Simulation of Efficient DC-DC Converter Topology for a Solar PV Mo...
Design and Simulation of Efficient DC-DC Converter Topology for a Solar PV Mo...Design and Simulation of Efficient DC-DC Converter Topology for a Solar PV Mo...
Design and Simulation of Efficient DC-DC Converter Topology for a Solar PV Mo...Sajin Ismail
 
IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...
IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...
IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...IRJET Journal
 
IRJET- Diode Clamped Multilevel Inverter for Induction Motor Drive
IRJET- Diode Clamped Multilevel Inverter for Induction Motor DriveIRJET- Diode Clamped Multilevel Inverter for Induction Motor Drive
IRJET- Diode Clamped Multilevel Inverter for Induction Motor DriveIRJET Journal
 
Study and implementation of comparator in cmos 50 nm technology
Study and implementation of comparator in cmos 50 nm technologyStudy and implementation of comparator in cmos 50 nm technology
Study and implementation of comparator in cmos 50 nm technologyeSAT Journals
 
Modelling of fuzzy logic controller for variable step mppt in photovoltaic sy...
Modelling of fuzzy logic controller for variable step mppt in photovoltaic sy...Modelling of fuzzy logic controller for variable step mppt in photovoltaic sy...
Modelling of fuzzy logic controller for variable step mppt in photovoltaic sy...eSAT Journals
 
Design of a Non-Ideal Buck Converter
Design of a Non-Ideal Buck ConverterDesign of a Non-Ideal Buck Converter
Design of a Non-Ideal Buck ConverterIRJET Journal
 
IRJET- Investigation on DC-DC Converter Topologies for PV Applications
IRJET-  	  Investigation on DC-DC Converter Topologies for PV ApplicationsIRJET-  	  Investigation on DC-DC Converter Topologies for PV Applications
IRJET- Investigation on DC-DC Converter Topologies for PV ApplicationsIRJET Journal
 
IRJET- Improved Power Quality Switched Inductor Cuk Converter for Battery Cha...
IRJET- Improved Power Quality Switched Inductor Cuk Converter for Battery Cha...IRJET- Improved Power Quality Switched Inductor Cuk Converter for Battery Cha...
IRJET- Improved Power Quality Switched Inductor Cuk Converter for Battery Cha...IRJET Journal
 
Design and Implementation of speed control for 3 phase induction motor using ...
Design and Implementation of speed control for 3 phase induction motor using ...Design and Implementation of speed control for 3 phase induction motor using ...
Design and Implementation of speed control for 3 phase induction motor using ...IRJET Journal
 
Closed Loop Analysis of Bridgeless SEPIC Converter for Drive Application
Closed Loop Analysis of Bridgeless SEPIC Converter for Drive ApplicationClosed Loop Analysis of Bridgeless SEPIC Converter for Drive Application
Closed Loop Analysis of Bridgeless SEPIC Converter for Drive ApplicationIJPEDS-IAES
 
A COMPARISON OF SYNCHRONOUS AND NON-SYNCHRONOUS BOOST CONVERTER
A COMPARISON OF SYNCHRONOUS AND NON-SYNCHRONOUS BOOST CONVERTERA COMPARISON OF SYNCHRONOUS AND NON-SYNCHRONOUS BOOST CONVERTER
A COMPARISON OF SYNCHRONOUS AND NON-SYNCHRONOUS BOOST CONVERTERIRJET Journal
 

Similar to Ijetcas14 641 (20)

Switched Inductor Based Buck-Boost Transformerless Inverter
Switched Inductor Based Buck-Boost Transformerless InverterSwitched Inductor Based Buck-Boost Transformerless Inverter
Switched Inductor Based Buck-Boost Transformerless Inverter
 
Simulation of Bridgeless SEPIC Converter with Modified Switching Pulse
Simulation of Bridgeless SEPIC Converter with Modified Switching PulseSimulation of Bridgeless SEPIC Converter with Modified Switching Pulse
Simulation of Bridgeless SEPIC Converter with Modified Switching Pulse
 
Closed Loop Simulation and Implementation of Digital Integral Control of Sy...
Closed Loop Simulation and Implementation of  Digital Integral  Control of Sy...Closed Loop Simulation and Implementation of  Digital Integral  Control of Sy...
Closed Loop Simulation and Implementation of Digital Integral Control of Sy...
 
Efficient bridgeless SEPIC converter fed PMBLDC motor using artificial neural...
Efficient bridgeless SEPIC converter fed PMBLDC motor using artificial neural...Efficient bridgeless SEPIC converter fed PMBLDC motor using artificial neural...
Efficient bridgeless SEPIC converter fed PMBLDC motor using artificial neural...
 
IRJET - Comparative Study of Different AC-DC Converter for High Step Down
IRJET - Comparative Study of Different AC-DC Converter for High Step DownIRJET - Comparative Study of Different AC-DC Converter for High Step Down
IRJET - Comparative Study of Different AC-DC Converter for High Step Down
 
Design and Simulation of Efficient DC-DC Converter Topology for a Solar PV Mo...
Design and Simulation of Efficient DC-DC Converter Topology for a Solar PV Mo...Design and Simulation of Efficient DC-DC Converter Topology for a Solar PV Mo...
Design and Simulation of Efficient DC-DC Converter Topology for a Solar PV Mo...
 
IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...
IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...
IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...
 
Steady State Analysis of Non-Isolated Single-Input Multi-Output SEPIC Convert...
Steady State Analysis of Non-Isolated Single-Input Multi-Output SEPIC Convert...Steady State Analysis of Non-Isolated Single-Input Multi-Output SEPIC Convert...
Steady State Analysis of Non-Isolated Single-Input Multi-Output SEPIC Convert...
 
IRJET- Diode Clamped Multilevel Inverter for Induction Motor Drive
IRJET- Diode Clamped Multilevel Inverter for Induction Motor DriveIRJET- Diode Clamped Multilevel Inverter for Induction Motor Drive
IRJET- Diode Clamped Multilevel Inverter for Induction Motor Drive
 
Study and implementation of comparator in cmos 50 nm technology
Study and implementation of comparator in cmos 50 nm technologyStudy and implementation of comparator in cmos 50 nm technology
Study and implementation of comparator in cmos 50 nm technology
 
Modelling of fuzzy logic controller for variable step mppt in photovoltaic sy...
Modelling of fuzzy logic controller for variable step mppt in photovoltaic sy...Modelling of fuzzy logic controller for variable step mppt in photovoltaic sy...
Modelling of fuzzy logic controller for variable step mppt in photovoltaic sy...
 
15 47-58
15 47-5815 47-58
15 47-58
 
Design of a Non-Ideal Buck Converter
Design of a Non-Ideal Buck ConverterDesign of a Non-Ideal Buck Converter
Design of a Non-Ideal Buck Converter
 
IRJET- Investigation on DC-DC Converter Topologies for PV Applications
IRJET-  	  Investigation on DC-DC Converter Topologies for PV ApplicationsIRJET-  	  Investigation on DC-DC Converter Topologies for PV Applications
IRJET- Investigation on DC-DC Converter Topologies for PV Applications
 
IRJET- Improved Power Quality Switched Inductor Cuk Converter for Battery Cha...
IRJET- Improved Power Quality Switched Inductor Cuk Converter for Battery Cha...IRJET- Improved Power Quality Switched Inductor Cuk Converter for Battery Cha...
IRJET- Improved Power Quality Switched Inductor Cuk Converter for Battery Cha...
 
Design and Implementation of speed control for 3 phase induction motor using ...
Design and Implementation of speed control for 3 phase induction motor using ...Design and Implementation of speed control for 3 phase induction motor using ...
Design and Implementation of speed control for 3 phase induction motor using ...
 
A Novel Single Phase bridgeless AC/DC PFC converter for Low Total Harmonics D...
A Novel Single Phase bridgeless AC/DC PFC converter for Low Total Harmonics D...A Novel Single Phase bridgeless AC/DC PFC converter for Low Total Harmonics D...
A Novel Single Phase bridgeless AC/DC PFC converter for Low Total Harmonics D...
 
Closed Loop Analysis of Bridgeless SEPIC Converter for Drive Application
Closed Loop Analysis of Bridgeless SEPIC Converter for Drive ApplicationClosed Loop Analysis of Bridgeless SEPIC Converter for Drive Application
Closed Loop Analysis of Bridgeless SEPIC Converter for Drive Application
 
C010242128
C010242128C010242128
C010242128
 
A COMPARISON OF SYNCHRONOUS AND NON-SYNCHRONOUS BOOST CONVERTER
A COMPARISON OF SYNCHRONOUS AND NON-SYNCHRONOUS BOOST CONVERTERA COMPARISON OF SYNCHRONOUS AND NON-SYNCHRONOUS BOOST CONVERTER
A COMPARISON OF SYNCHRONOUS AND NON-SYNCHRONOUS BOOST CONVERTER
 

More from Iasir Journals (20)

ijetcas14 650
ijetcas14 650ijetcas14 650
ijetcas14 650
 
Ijetcas14 648
Ijetcas14 648Ijetcas14 648
Ijetcas14 648
 
Ijetcas14 639
Ijetcas14 639Ijetcas14 639
Ijetcas14 639
 
Ijetcas14 632
Ijetcas14 632Ijetcas14 632
Ijetcas14 632
 
Ijetcas14 624
Ijetcas14 624Ijetcas14 624
Ijetcas14 624
 
Ijetcas14 619
Ijetcas14 619Ijetcas14 619
Ijetcas14 619
 
Ijetcas14 615
Ijetcas14 615Ijetcas14 615
Ijetcas14 615
 
Ijetcas14 608
Ijetcas14 608Ijetcas14 608
Ijetcas14 608
 
Ijetcas14 605
Ijetcas14 605Ijetcas14 605
Ijetcas14 605
 
Ijetcas14 604
Ijetcas14 604Ijetcas14 604
Ijetcas14 604
 
Ijetcas14 598
Ijetcas14 598Ijetcas14 598
Ijetcas14 598
 
Ijetcas14 594
Ijetcas14 594Ijetcas14 594
Ijetcas14 594
 
Ijetcas14 593
Ijetcas14 593Ijetcas14 593
Ijetcas14 593
 
Ijetcas14 591
Ijetcas14 591Ijetcas14 591
Ijetcas14 591
 
Ijetcas14 589
Ijetcas14 589Ijetcas14 589
Ijetcas14 589
 
Ijetcas14 585
Ijetcas14 585Ijetcas14 585
Ijetcas14 585
 
Ijetcas14 584
Ijetcas14 584Ijetcas14 584
Ijetcas14 584
 
Ijetcas14 583
Ijetcas14 583Ijetcas14 583
Ijetcas14 583
 
Ijetcas14 580
Ijetcas14 580Ijetcas14 580
Ijetcas14 580
 
Ijetcas14 578
Ijetcas14 578Ijetcas14 578
Ijetcas14 578
 

Recently uploaded

Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...drmkjayanthikannan
 
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxS1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxSCMS School of Architecture
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdfKamal Acharya
 
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...Amil baba
 
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills KuwaitKuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwaitjaanualu31
 
Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257subhasishdas79
 
AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsAIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsvanyagupta248
 
Path loss model, OKUMURA Model, Hata Model
Path loss model, OKUMURA Model, Hata ModelPath loss model, OKUMURA Model, Hata Model
Path loss model, OKUMURA Model, Hata ModelDrAjayKumarYadav4
 
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxAugmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxMustafa Ahmed
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdfKamal Acharya
 
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...HenryBriggs2
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdfAldoGarca30
 
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptxHOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptxSCMS School of Architecture
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"mphochane1998
 
Introduction to Geographic Information Systems
Introduction to Geographic Information SystemsIntroduction to Geographic Information Systems
Introduction to Geographic Information SystemsAnge Felix NSANZIYERA
 
fitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .pptfitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .pptAfnanAhmad53
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptxJIT KUMAR GUPTA
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdfKamal Acharya
 

Recently uploaded (20)

Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
 
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxS1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
 
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
 
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills KuwaitKuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
 
Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257
 
AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsAIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech students
 
Path loss model, OKUMURA Model, Hata Model
Path loss model, OKUMURA Model, Hata ModelPath loss model, OKUMURA Model, Hata Model
Path loss model, OKUMURA Model, Hata Model
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxAugmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptx
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdf
 
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
 
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptxHOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
 
Signal Processing and Linear System Analysis
Signal Processing and Linear System AnalysisSignal Processing and Linear System Analysis
Signal Processing and Linear System Analysis
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
 
Introduction to Geographic Information Systems
Introduction to Geographic Information SystemsIntroduction to Geographic Information Systems
Introduction to Geographic Information Systems
 
fitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .pptfitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .ppt
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdf
 

Ijetcas14 641

  • 1. International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS) www.iasir.net IJETCAS 14- 641; © 2014, IJETCAS All Rights Reserved Page 300 ISSN (Print): 2279-0047 ISSN (Online): 2279-0055 Bridgeless SEPIC for AC to DC Kakkeri Roopa, Bagban Jasmine, Patil Vanita Department of Electronics and Telecommunications Engineering, S.A.E, Pune, Maharashtra, INDIA _________________________________________________________________________________________ Abstract: This paper presents a new bridgeless single phase AC-DC converter based on Single Ended Primary Inductance Converter (SEPIC). The proposed rectifier utilizes a bidirectional switch (MOSFET) and two fast diodes. The absence of an input diode bridge and the presence of only one diode in the flowing current path during each switching cycle result in less conduction loss compared to existing PFC rectifiers. In the proposed scheme, DSPIC30F2010 controller is used to produce signals. Experimental circuit of this converter is developed with universal input voltage capability for 20-30V DC output voltage connected to resistive load (incandescent lamp with different watts). Textronics TDS2024B storage oscilloscope is used to store the gate pulses and waveforms. Key words: Bridgeless rectifier, MOSFETs, AC-DC Converter, Voltage level sensor, Zero cross detector _______________________________________________________________________________________________________ I. Introduction The active power factor correction (PFC) circuits are widely used to effectively draw the energy from the mains via an AC to DC converter. These PFC circuits are normally consists of full bridge diode rectifier and DC-DC converter. If only one DC-DC converter is used, then it will be classified as a single-stage converter while two-stage converter utilizes two-DC-DC converter. On the other hand, some PFC circuits are realized without the full-bridge rectifier circuit, which is known as the bridgeless PFC topology. Actually, these bridgeless PFC circuit combines the operation of bridge rectifier and DC-DC converter into a single circuit. The bridgeless PFC topology has less number of components conduct at each switching cycle compared to the conventional Boost PFC circuit. Numerous works on bridgeless PFC which focus on several key issues such as higher power factor and higher efficiency capability compared to the conventional PFC converters.A new bridgeless PFC circuit based on single ended primary inductance converter (SEPIC) offer several advantages as a PFC circuit such as lower input current, simple control circuitry, reduced switch voltage stress, easily implemented as isolated converter and less electromagnetic inference (EMI). The demand for improving power quality of the ac system has become a great concern due to the rapidly increased number of electronic equipment. To reduce harmonic contamination in power lines and improve the transmission efficiency. In recent years , the demand for improving power quality of the ac system has become a great concern due to the rapidly increased number of electronic equipment. To reduce harmonic distortion in power lines and improve the transmission efficiency, power factor correction became an active topic in power electronics. II. Block Diagram and Its Explanation A. System overview The block diagram of the proposed AC-DC converter using bridgeless SEPIC is shown in fig 1. It has gate drive unit, control unit. Each MOSFET acts as a switch without any switching losses and facilitates the operation of the converter.The primary function of the gate drive circuit is to convert logic level control signals into the appropriate voltage and current for efficient, reliable, switching of the MOSFET module.In this work an optocoupler TLP50 is used to isolate the gate drive circuit and the MOSFET basedcircuit. The optocoupler consists of an infrared light- emitting diode and a silicon phototransistor. The input signal is applied to the IRLED and the output is taken from the phototransistor. A controller (DSPIC30F2010) is used to implement the core of the control function, which simplifies the hardware setup. B .Control circuit The control circuit of the proposed scheme consists of a Digital signal controller DSPIC30F2010. The microcontroller is operated at 10MHz crystal frequency. A control unit (CU) is, in general, a central (or sometimes distributed but clearly distinguishable) part of the machinery that controls its operation, provided that a piece of machinery is complex and organized enough to contain any such unit. The controller decides the instant timing of
  • 2. Kakkeri Roopa et al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(3), June-August, 2014, pp. 300- 304 IJETCAS 14- 641; © 2014, IJETCAS All Rights Reserved Page 301 the gate signal to be given to the MOSFETs in order to avoid overlapping in conduction of incoming and outgoing MOSFETs. Fig. 1. Block diagram of the proposed system III. Converter System Description (a) (b) (c) Fig. 2. (a) The proposed bridgeless SEPIC operated during (b) positive and (c) negative half line cycle The proposed circuit is much simpler in several aspects namely: (1) less number of components operated at each input-voltage cycle, (2) the minimum number of output capacitor (Co) required is one, (3) driving the MOSFETs gate terminal is simpler due to both ‘source’ terminals of the MOSFETs are connected to a common node and (4) no gate-driver circuit with isolation is required. In the operation of the converter the three conductor are working in DCM. Operating the SEPIC in DCM offers advantages over continuous-current-mode (CCM) operation, such as a near-unity power factor can be achieved naturally and without sensing the input line current. In DCM, both S1 and S2 are turned on at zero current , while diodes Do1 and Do2 are turned off at zero current. Thus, the loss due to the switching losses and the reverse recovery of the rectifier are considerably reduced. As the analysis goes deeper, it is found that the circuit analysis can be divided into two main parts which are the operation during positive half-line cycle and negative half-line cycle as shown in Fig 3(b) and (c). During positive half-line cycle, all components will conduct except Ds1, S2, C2, L3 and Do2. During negative cycle, the components that will not conduct are Ds2, S1, C1, L2 and Do1. Micro Controller MOSFET - A MOSFET – B AC supply Driver Unit DC Load
  • 3. Kakkeri Roopa et al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(3), June-August, 2014, pp. 300- 304 IJETCAS 14- 641; © 2014, IJETCAS All Rights Reserved Page 302 IV. Circuit Operation The proposed converter will operate in Discontinuous Conduction Modes (DCM) since this type of mode offers several advantages namely capability to operate as PFC is inherent, suitable for low power applications and lower component stress. As depicted in Figure 3, the circuit operation of the proposed converter within each switching period, TS, can be divided into three subinterval modes, namely MODE 1 (d1TS), MODE 2 (d2TS) and MODE 3 (d3TS). (a) In MODE1, equivalent circuit is shown in Figure 3(a). As can be seen, when the upper MOSFET, S1, is turned on, the current from the source, Vg, will flow through the input inductor and continue to S1 and Ds2 before completing the current path through Vg. (b) (c) Fig.3. Equivalent circuit during (a) MODE 1(d1Ts),(b) MODE 2(d2Ts) and MODE 3(d3Ts). Figure 3(b) shows the circuit in MODE 2. Obviously at this mode, S1 is turned off such that no current will flow through it, but now Do1 is forward-biased. At this point, L1 falls linearly due to the process of discharging its current to the load through iCb1 and iDo1 and create the return path through Ds2. At the same time, L2 will also discharge its current linearly to the load through iDo1. Finally, in MODE 3, both S1 and Do1 are turned off resulting only two closed current path which is at the input and the output side. L1 and L2 are equal while Vg is equal to VCb1. As a result, the input current is approximately equal to zero. However, an almost DC current exist at this mode and the amount of current at L1 and L2 are equal but on the opposite direction. V. Experimental Setup and Results Experimental results for Resistive load and incandescent lamp are as follws: Table.1 Table.2 Vin Vout( Observed value of output voltage for set Vout=23V) Resistive load 60w 100w 70 23.2 22.5 20.8 80 23.2 22.3 20.7 90 23.6 23.4 20.9 100 23.8 23.6 21.5 110 23.9 23.2 21.6 120 23.9 23.8 21.8 Vin V out( Observed value of output Voltage for set Vout=30V) Resistive load 60w 100w 70 28.2 29.2 25.6 80 28.3 29.4 25.8 90 28.5 30.6 26.9 100 29.4 30.8 26.5 110 29.6 30.7 26.7 120 29.8 30.9 26.9
  • 4. Kakkeri Roopa et al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(3), June-August, 2014, pp. 300- 304 IJETCAS 14- 641; © 2014, IJETCAS All Rights Reserved Page 303 The new AC-DC converter using bridgeless SEPIC developed hardware is tested with load. The proposed control system is implemented by a DSPIC30F2010. C language is used to develop the program. The device is programmed using MPLAB Integrated Development Environment (IDE) tool. For execution of C-code, MPLAB compiler is used. In this work, I have used resistive load, 60W & 100W incandescent lamp. The hardware set is developed and tested in power electronics laboratory and the photograph of complete setup is shown in fig 4. The test is carried out on resistive load and bulb. DC voltages and DC output voltages for different loads are tabulated. In the complete experiment the oscilloscope used is Tektronix TDS2024B Digital Storage Oscilloscope (DSO) to store gate pulses and voltage waveforms. Tables 1 & 2 shows, the output voltages for resistive load and for incandescent lamps ofdifferent voltages. Fig 5.a-d & 6.a-d. shows the corresponding waveforms taken from the Digital Storage Oscilloscope. Fig. 4. Photograph of the complete designed system Waveforms for resistive load and incandescent lamps of different wattages for set Vout =23v Fig. 5(a). Gate pulse waveform Fig. 5(b). Gate pulse waveform Fig. 5(c). Gate pulse waveform Fig. 5(d). Gate pulse waveform with respect to zero cross detector Waveforms for resistive load and incandescent lamps of different wattages for set Vout =30v Fig. 6(a). Gate pulse waveform Fig. 6(b). Gate pulse waveforms
  • 5. Kakkeri Roopa et al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(3), June-August, 2014, pp. 300- 304 IJETCAS 14- 641; © 2014, IJETCAS All Rights Reserved Page 304 Fig. 6(c). Gate pulse waveform Fig. 6(d). Gate pulse waveform with respect to zero cross detector VI. Conclusion A new AC-DC converter using bridgeless SEPIC has been proposed and verified by experimental works.It is showed that the proposed circuit is capable to achieve high power factor under universal input voltage condition. The capability to reshape the input current is inherent when the circuit is operated in DCM. The main features of the proposed converters include high efficiency, low voltage stress on the semiconductor devices & simplicity of design. This circuit would be most suitable to be used as a switch mode power supply application for low power equipments especially those requiring high quality input power. In the proposed scheme, DSPIC30F2010 controller is used to produce signals. Experimental circuit of this converter is developed with universal input voltage capability for 20-30V DC output voltage and the developed hardware setup is tested on a resistive load and incandescent lamp(60w,100w) in power electronics laboratory. From the experimental setup and results chapter it is clear that the developed hardware satisfactory converts AC-DC,& can be used in switch mode power supply, equipments which require high quality input power, LED lightning DC motor etc. VII. Future Scope This paper has explored some good ideas and suitable solutions, but further investigation is necessary either for telecom and computer server applications or in related field of power management, which are suggested as follows: 1.Dynamic response in low power applications, 2.Design of PFC converter at very high switching frequency, 3.Unbalanced input voltage in modular approach. Appendix The following defines the nomenclature and system parameters used in this paper : Loads: 60W,100W incandescent lamps Inverter parameters : Vin :lnput voltage 230V Cb1,Cb2,Co capacitors S1,S2MOSFETs References [1] D.M. Mitchell, "AC-DC Converter having an improved power factor",U.S. Patent 4,412,277, Oct. 25, 1983. [2] D. Tollik and A. Pietkiewicz, “Comparative analysis of 1-phase active power factor correction topologies,” in Proc. Int. Telecommunication Energy Conf., Oct. 1992, pp. 517–523. [3] A. F. Souza and I. Barbi, “High power factor rectier with reduced conduction and commutation losses,” in Proc. Int. Telecommunication Energy Conf., Jun. 1999, pp. 8.1.1–8.1.5 [4] J. Liu, W. Chen, J. Zhang, D. Xu, and F. C. Lee, “Evaluation of power losses in different CCM mode single-phase boost PFC converters via simulation tool,” in Rec. IEEE Industry Applications Conf., Sep. 2001, pp. 2455–2459. [5] Huber, Laszlo; Jang, Yungtaek; Jovanovic, Milan M.,"Performance Evaluation of Bridgeless PFC Boost Rectifiers" IEEE Transactions on Power Electronics, vol. 23, no 3, pp.1381-1390, May 2008.