Digital Logic Design (DLD) is a practical lab work completed by Padshah Gul, a student with identification number Su-12-01-003-006. The lab work focused on designing and implementing digital logic circuits.