SlideShare a Scribd company logo
INTRODUCTION
TO
DIGITAL SIGNAL PROCESSOR ADSP
21XX FAMILY
By,
Neeta S. Jadhav(45)
Saloni B. Rane(48)
WHAT IS DSP ?
• A digital signal processor (DSP) is a special type of microprocessor that processes data in real time.
• DSPs are fabricated on MOS integrated circuit chips.
• The goal of a DSP is usually to measure, filter or compress continuous real-world analog signals.
• Digital Signal Processors (DSP) take real-world signals like voice, audio, video, temperature, pressure, or
position that have been digitized and then mathematically manipulate them.
• Its applications focus on the processing of digital data that represents analog signals.
• A DSP is designed for performing mathematical functions like "add", "subtract", "multiply" and "divide"
very quickly.
WHY DSP ??
 Operations:
• Filtering , level detection
• encoding/decoding
• compression/decompression,
• amplification, modulation, pattern matching, mathematical/logical operations and
many more.
 These processes are performed on a signal for a number of reasons:
• to enhance it
• reduce its component noise
• make its transmission and reception more effective, efficient, and faster
• make it interact with other signals in special ways
• facilitate its use in digital analysis, monitoring, or control; etc.
 A DSP has built-in capabilities to perform these signal processing functions
easily.
Micro
Processor
DSP
Processor
In a DSP processor, instructions are executed
in a single clock cycle.In a microprocessor, instructions are executed
in multiple clock cycles.
In a microprocessor, we do not have any
separate memory.
In a DSP processor, we have separate data
and program memory.
In a microprocessor, we have serial
execution of instructions.
In a DSP processor, we have parallel
executions of instructions..
Micro processors are most suitable for
general purpose processing.
DSP processors are most suitable for array
processing.
In microprocessors, there is only one main
unit for computation, i.e., ALU.
In DSP processors, computation is done by
ALU, MAC, shifter.
In a DSP processor, multiple operands are
fetched simultaneously.
In a microprocessor, operands are fetched
sequentially.
In Micro processors, Queing is explicate by 1
que for pipelining of instructions.
In DSP processors, Queing is implicate through
instruction register and instruction cache.
In microprocessors, address/data bus may be
separate on chip but are multiplexed off chip.
In DSP processors, address and data bus are
not multiplexed. They are separated on chip as
well as off chip.
In microprocessors, Queuing is performed explicate
by one que register for pipelining of instructions.
In DSP processor, addresses are generated
combinedly by DAG's and programs
sequencer.In a microprocessor, Program Counter is
incremented sequentially to generate address. It
takes care of flow of execution.
In DSP processor, programs sequencer and
instruction register takes care of program
flow.
Difference between DSP Processor and Micro Processor
Selection Of DSP Processor
Word
Length
Execution
Speed
Architectura
l
Types of
Arithmetic
Fixed
Point
Floating
Point
On-chip
Memor
y Size
I/O
Capabili
ty
Special
Instructio
n
1. It is 16 bit fixed DSP microprocessor.
2. It enhances Harvard architecture for three bus performance.
3. Separate on chip buses for program and data memory.
4. It runs 25 (Million instructions per second)MIPS, 40 ns maximum
instruction set 25Mhz frequency.
5. Single cycle instruction execution i.e. True instruction cycle.
6. Independent computational units ALU, MAC and shifter.
7. On chip program and data memories which can be extended off chip.
8. Dual purpose program memory for instruction and data.
9. Single cycle direct access to 16K × 16 of data memory.
10.Single cycle direct access to 16K × 24 of program memory.
FEATURES OF ADSP-21xx PROCESSOR
BASIC ARCHITECTURE OF ADSP-21xx PROCESSOR
COMPONENTS OF INTERNAL ARCHITECTURE
OF
ADSP-21xx PROCESSOR
High speed numeric processing
applications.
Two Data Address generators
(DAG)
Program
sequencer
On chip peripheral Options
Data Memory
Timer
Serial Port
ADSP-21xx architecture consists of Five Internal
Buses
Program Memory Address(PMA)
Data memory address (DMA)
Program memory data(PMD)
Data memory data (DMD)
Result (R)
Three Computational
Units
ALU
MAC
Shifter
BUSES
The ADSP-21xx processors have five internal buses to ensure data transfer.
1. Program Memory Address(PMA) :-
• They are used internally for addresses associated with Program memory.
• PMA bus is 14-bits wide allowing direct access of up to 16k words of code and data.
2. Data memory address (DMA)
• DMA buses are used internally for addresses associated with data memory.
• The DMA bus 14 bits wide allowing direct access of up to 16k words of data.
• DMA address comes from two sources.
3. Program memory data(PMD)
• PMD bus is 24 bits wide to accommodate the 24 bit instruction width.
• The PMD is used for data associated with memory spaces.
• The PMD bus can also be used to transfer data to and from the computational units thro direct path or via PMD-DMD bus exchange
unit.
4. Data memory data (DMD)
• The DMD bus is 16 bit wide.
• The DMD are used for data associated with memory spaces.
• The DMD bus provides a path for the contents of any register in the processor to be transferred to any other register or to any external data
memory location in a single cycle.
5. Result (R)
• The Result (R) bus transfers the intermediate results directly between various computational units.
• An absolute value specified in the instruction code (direct addressing) or the output of DAG (Indirect addressing).
COMPUTATIONAL UNITS
 Every processor in the ADSP-2100 family contains three independent, full function computational units.
 The processor contains three -independent computational units.
a) ALU,
b) MAC (Multiplier-accumulator) and
c) Barrel shifter.
 The computational units process 16-bit data directly. ALU is 16 bits wide with two 16 bit input ports and one output port. The ALU
provides a standard set of arithmetic and logic functions.
a) ALU Features
ALU
Features
Bitwise operators,
Constant operators
Multi-precision Math
Capability
Divide Primitives
and overflow
support.
Negate,
increment,
decrement,
Absolute value
AND, OR, EX-OR,
NOT etc.
b) MAC:
• A MAC operation is simple the sequence of two elementary operations:
1. Two operands are B and C are multiplied
2. The result is added to the accumulator
A=A+B*C
c)SHIFTER:
• The shifter performs a complete set of shifting functions like logical and arithmetic shifts
(circular or linear shift) , normalization (fixed point to floating point conversion),
demoralization (floating point to fixed point conversion) etc.
DIGITAL ADDRESS GENERATOR (DAG)
 Every device in the ADSP-218x family contains two independent data address
generators so that both program and data memories can be accessed
simultaneously.
 The DAGs provide indirect addressing capabilities.
 Both perform automatic address modification.
 For circular buffers, the DAGs can perform modulo address modification.
 The two DAGs differ:
a) DAG1 generates only Data Memory (DM) addresses, but provides an optional bit-
reversal capability;
b) DAG2 can generate both Data Memory and Program Memory (PM) addresses, but
has no bit-reversal capability.
PROGRAM SEQUENCER
The program sequencer determines the next instruction address by exam- ining
both the current instruction being executed and the current state of the processor. If
no conditions require otherwise, the DSP executes instructions
from program memory in sequential order by incrementing the fetch address.
Thank you
REFERENCES
• https://en.wikipedia.org/wiki/Digital_signal_processor.
• https://www.soundguys.com/what-is-dsp-28013/
• https://www.analog.com/en/design-center/landing-pages/001/beginners-guide-to-
dsp.html
• https://www.brainkart.com/article/Core-Architecture-Of-ADSP-21xx_13164
• https://studfile.net/preview/3499075/page:3/
• B Venkataramani Bhaskar, “Digital signal processor”,
• S Salivahanan, “Digital Signal Processing”, 1st edition, TMH, 2000

More Related Content

What's hot

Digital communication unit II
Digital communication unit IIDigital communication unit II
Digital communication unit II
Gangatharan Narayanan
 
Convolutional codes
Convolutional codesConvolutional codes
Convolutional codes
Abdullaziz Tagawy
 
Microprocessor Interfacing and 8155 Features
Microprocessor Interfacing and 8155 FeaturesMicroprocessor Interfacing and 8155 Features
Microprocessor Interfacing and 8155 Features
Srikrishna Thota
 
Generation and detection of psk and fsk
Generation and detection of psk and fskGeneration and detection of psk and fsk
Generation and detection of psk and fsk
deepakreddy kanumuru
 
TMS320C6X Architecture
TMS320C6X ArchitectureTMS320C6X Architecture
TMS320C6X Architecture
Shweta Tripathi
 
Architecture of 8051
Architecture of 8051Architecture of 8051
Architecture of 8051
hello_priti
 
Base band transmission
Base band transmissionBase band transmission
Coherent and Non-coherent detection of ASK, FSK AND QASK
Coherent and Non-coherent detection of ASK, FSK AND QASKCoherent and Non-coherent detection of ASK, FSK AND QASK
Coherent and Non-coherent detection of ASK, FSK AND QASK
naimish12
 
8051 MICROCONTROLLER ARCHITECTURE.pptx
 8051 MICROCONTROLLER ARCHITECTURE.pptx 8051 MICROCONTROLLER ARCHITECTURE.pptx
8051 MICROCONTROLLER ARCHITECTURE.pptx
MemonaMemon1
 
DPCM
DPCMDPCM
Unit I.fundamental of Programmable DSP
Unit I.fundamental of Programmable DSPUnit I.fundamental of Programmable DSP
Unit I.fundamental of Programmable DSP
Principal,Guru Nanak Institute of Technology, Nagpur
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
NimeshSingh27
 
Finite word length effects
Finite word length effectsFinite word length effects
Finite word length effects
PeriyanayagiS
 
Microprocessor 8086
Microprocessor 8086Microprocessor 8086
Microprocessor 8086
Gopikrishna Madanan
 
Salient featurs of 80386
Salient featurs of 80386Salient featurs of 80386
Salient featurs of 80386aviban
 
Windowing techniques of fir filter design
Windowing techniques of fir filter designWindowing techniques of fir filter design
Windowing techniques of fir filter design
Rohan Nagpal
 
Image transforms
Image transformsImage transforms
Image transforms
11mr11mahesh
 
Fir filter design using windows
Fir filter design using windowsFir filter design using windows
Fir filter design using windows
Sarang Joshi
 

What's hot (20)

Digital communication unit II
Digital communication unit IIDigital communication unit II
Digital communication unit II
 
Convolutional codes
Convolutional codesConvolutional codes
Convolutional codes
 
Microprocessor Interfacing and 8155 Features
Microprocessor Interfacing and 8155 FeaturesMicroprocessor Interfacing and 8155 Features
Microprocessor Interfacing and 8155 Features
 
Generation and detection of psk and fsk
Generation and detection of psk and fskGeneration and detection of psk and fsk
Generation and detection of psk and fsk
 
TMS320C6X Architecture
TMS320C6X ArchitectureTMS320C6X Architecture
TMS320C6X Architecture
 
Architecture of 8051
Architecture of 8051Architecture of 8051
Architecture of 8051
 
Base band transmission
Base band transmissionBase band transmission
Base band transmission
 
Coherent and Non-coherent detection of ASK, FSK AND QASK
Coherent and Non-coherent detection of ASK, FSK AND QASKCoherent and Non-coherent detection of ASK, FSK AND QASK
Coherent and Non-coherent detection of ASK, FSK AND QASK
 
8051 MICROCONTROLLER ARCHITECTURE.pptx
 8051 MICROCONTROLLER ARCHITECTURE.pptx 8051 MICROCONTROLLER ARCHITECTURE.pptx
8051 MICROCONTROLLER ARCHITECTURE.pptx
 
Linear block code
Linear block codeLinear block code
Linear block code
 
DPCM
DPCMDPCM
DPCM
 
Unit I.fundamental of Programmable DSP
Unit I.fundamental of Programmable DSPUnit I.fundamental of Programmable DSP
Unit I.fundamental of Programmable DSP
 
Matched filter
Matched filterMatched filter
Matched filter
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
 
Finite word length effects
Finite word length effectsFinite word length effects
Finite word length effects
 
Microprocessor 8086
Microprocessor 8086Microprocessor 8086
Microprocessor 8086
 
Salient featurs of 80386
Salient featurs of 80386Salient featurs of 80386
Salient featurs of 80386
 
Windowing techniques of fir filter design
Windowing techniques of fir filter designWindowing techniques of fir filter design
Windowing techniques of fir filter design
 
Image transforms
Image transformsImage transforms
Image transforms
 
Fir filter design using windows
Fir filter design using windowsFir filter design using windows
Fir filter design using windows
 

Similar to Digital Signal processor ADSP 21XX family

Dsp ajal
Dsp  ajalDsp  ajal
Dsp ajal
AJAL A J
 
DSPA.pptx
DSPA.pptxDSPA.pptx
Introduction to Digital Signal processors
Introduction to Digital Signal processorsIntroduction to Digital Signal processors
Introduction to Digital Signal processors
PeriyanayagiS
 
dspa details
dspa detailsdspa details
dspa details
pankajrangaree2
 
Dsp
DspDsp
Lect1a_ basics of DSP.pptx
Lect1a_ basics of DSP.pptxLect1a_ basics of DSP.pptx
Lect1a_ basics of DSP.pptx
Varsha506533
 
DSP Processor.pptx
DSP Processor.pptxDSP Processor.pptx
DSP Processor.pptx
AswathSelvaraj
 
Ee6403 --unit v -digital signal processors
Ee6403 --unit v -digital signal processorsEe6403 --unit v -digital signal processors
Ee6403 --unit v -digital signal processors
Jeya Bright
 
Ch2 embedded processors-iii
Ch2 embedded processors-iiiCh2 embedded processors-iii
Ch2 embedded processors-iii
Ankit Shah
 
Romain Rogister DSP ppt V2003
Romain  Rogister  DSP  ppt V2003Romain  Rogister  DSP  ppt V2003
Romain Rogister DSP ppt V2003Romain Rogister
 
Electronics product design companies in bangalore
Electronics product design companies in bangaloreElectronics product design companies in bangalore
Electronics product design companies in bangalore
Ashok Kumar.k
 
design of high speed performance 64bit mac unit
design of high speed performance 64bit mac unitdesign of high speed performance 64bit mac unit
design of high speed performance 64bit mac unit
Shiva Narayan Reddy
 
Sudhir tms 320 f 2812
Sudhir tms 320 f 2812 Sudhir tms 320 f 2812
Sudhir tms 320 f 2812 vijaydeepakg
 
Digital signal processor architecture
Digital signal processor architectureDigital signal processor architecture
Digital signal processor architecture
komal mistry
 
Unit-1_Digital Computers, number systemCOA[1].pptx
Unit-1_Digital Computers, number systemCOA[1].pptxUnit-1_Digital Computers, number systemCOA[1].pptx
Unit-1_Digital Computers, number systemCOA[1].pptx
VanshJain322212
 
39245196 intro-es-iii
39245196 intro-es-iii39245196 intro-es-iii
39245196 intro-es-iiiEmbeddedbvp
 
CST 20363 Session 4 Computer Logic Design
CST 20363 Session 4 Computer Logic DesignCST 20363 Session 4 Computer Logic Design
CST 20363 Session 4 Computer Logic Design
oudesign
 

Similar to Digital Signal processor ADSP 21XX family (20)

DSP Processor
DSP Processor DSP Processor
DSP Processor
 
Dsp ajal
Dsp  ajalDsp  ajal
Dsp ajal
 
Uint3 vtu format
Uint3 vtu formatUint3 vtu format
Uint3 vtu format
 
DSPA.pptx
DSPA.pptxDSPA.pptx
DSPA.pptx
 
Introduction to Digital Signal processors
Introduction to Digital Signal processorsIntroduction to Digital Signal processors
Introduction to Digital Signal processors
 
dspa details
dspa detailsdspa details
dspa details
 
Dsp
DspDsp
Dsp
 
Lect1a_ basics of DSP.pptx
Lect1a_ basics of DSP.pptxLect1a_ basics of DSP.pptx
Lect1a_ basics of DSP.pptx
 
DSP Processor.pptx
DSP Processor.pptxDSP Processor.pptx
DSP Processor.pptx
 
Ee6403 --unit v -digital signal processors
Ee6403 --unit v -digital signal processorsEe6403 --unit v -digital signal processors
Ee6403 --unit v -digital signal processors
 
Ch2 embedded processors-iii
Ch2 embedded processors-iiiCh2 embedded processors-iii
Ch2 embedded processors-iii
 
Romain Rogister DSP ppt V2003
Romain  Rogister  DSP  ppt V2003Romain  Rogister  DSP  ppt V2003
Romain Rogister DSP ppt V2003
 
Electronics product design companies in bangalore
Electronics product design companies in bangaloreElectronics product design companies in bangalore
Electronics product design companies in bangalore
 
design of high speed performance 64bit mac unit
design of high speed performance 64bit mac unitdesign of high speed performance 64bit mac unit
design of high speed performance 64bit mac unit
 
Sudhir tms 320 f 2812
Sudhir tms 320 f 2812 Sudhir tms 320 f 2812
Sudhir tms 320 f 2812
 
Introduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSPIntroduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSP
 
Digital signal processor architecture
Digital signal processor architectureDigital signal processor architecture
Digital signal processor architecture
 
Unit-1_Digital Computers, number systemCOA[1].pptx
Unit-1_Digital Computers, number systemCOA[1].pptxUnit-1_Digital Computers, number systemCOA[1].pptx
Unit-1_Digital Computers, number systemCOA[1].pptx
 
39245196 intro-es-iii
39245196 intro-es-iii39245196 intro-es-iii
39245196 intro-es-iii
 
CST 20363 Session 4 Computer Logic Design
CST 20363 Session 4 Computer Logic DesignCST 20363 Session 4 Computer Logic Design
CST 20363 Session 4 Computer Logic Design
 

Recently uploaded

Water billing management system project report.pdf
Water billing management system project report.pdfWater billing management system project report.pdf
Water billing management system project report.pdf
Kamal Acharya
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
Mukeshwaran Balu
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
dxobcob
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
heavyhaig
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
zwunae
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
Rahul
 
A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...
nooriasukmaningtyas
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
JoytuBarua2
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
Victor Morales
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
Dr Ramhari Poudyal
 
PPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testingPPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testing
anoopmanoharan2
 
Online aptitude test management system project report.pdf
Online aptitude test management system project report.pdfOnline aptitude test management system project report.pdf
Online aptitude test management system project report.pdf
Kamal Acharya
 
sieving analysis and results interpretation
sieving analysis and results interpretationsieving analysis and results interpretation
sieving analysis and results interpretation
ssuser36d3051
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
WENKENLI1
 

Recently uploaded (20)

Water billing management system project report.pdf
Water billing management system project report.pdfWater billing management system project report.pdf
Water billing management system project report.pdf
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
 
A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
 
PPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testingPPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testing
 
Online aptitude test management system project report.pdf
Online aptitude test management system project report.pdfOnline aptitude test management system project report.pdf
Online aptitude test management system project report.pdf
 
sieving analysis and results interpretation
sieving analysis and results interpretationsieving analysis and results interpretation
sieving analysis and results interpretation
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
 

Digital Signal processor ADSP 21XX family

  • 1. INTRODUCTION TO DIGITAL SIGNAL PROCESSOR ADSP 21XX FAMILY By, Neeta S. Jadhav(45) Saloni B. Rane(48)
  • 2. WHAT IS DSP ? • A digital signal processor (DSP) is a special type of microprocessor that processes data in real time. • DSPs are fabricated on MOS integrated circuit chips. • The goal of a DSP is usually to measure, filter or compress continuous real-world analog signals. • Digital Signal Processors (DSP) take real-world signals like voice, audio, video, temperature, pressure, or position that have been digitized and then mathematically manipulate them. • Its applications focus on the processing of digital data that represents analog signals. • A DSP is designed for performing mathematical functions like "add", "subtract", "multiply" and "divide" very quickly.
  • 3. WHY DSP ??  Operations: • Filtering , level detection • encoding/decoding • compression/decompression, • amplification, modulation, pattern matching, mathematical/logical operations and many more.  These processes are performed on a signal for a number of reasons: • to enhance it • reduce its component noise • make its transmission and reception more effective, efficient, and faster • make it interact with other signals in special ways • facilitate its use in digital analysis, monitoring, or control; etc.  A DSP has built-in capabilities to perform these signal processing functions easily.
  • 4. Micro Processor DSP Processor In a DSP processor, instructions are executed in a single clock cycle.In a microprocessor, instructions are executed in multiple clock cycles. In a microprocessor, we do not have any separate memory. In a DSP processor, we have separate data and program memory. In a microprocessor, we have serial execution of instructions. In a DSP processor, we have parallel executions of instructions.. Micro processors are most suitable for general purpose processing. DSP processors are most suitable for array processing. In microprocessors, there is only one main unit for computation, i.e., ALU. In DSP processors, computation is done by ALU, MAC, shifter. In a DSP processor, multiple operands are fetched simultaneously. In a microprocessor, operands are fetched sequentially. In Micro processors, Queing is explicate by 1 que for pipelining of instructions. In DSP processors, Queing is implicate through instruction register and instruction cache. In microprocessors, address/data bus may be separate on chip but are multiplexed off chip. In DSP processors, address and data bus are not multiplexed. They are separated on chip as well as off chip. In microprocessors, Queuing is performed explicate by one que register for pipelining of instructions. In DSP processor, addresses are generated combinedly by DAG's and programs sequencer.In a microprocessor, Program Counter is incremented sequentially to generate address. It takes care of flow of execution. In DSP processor, programs sequencer and instruction register takes care of program flow. Difference between DSP Processor and Micro Processor
  • 5. Selection Of DSP Processor Word Length Execution Speed Architectura l Types of Arithmetic Fixed Point Floating Point On-chip Memor y Size I/O Capabili ty Special Instructio n
  • 6. 1. It is 16 bit fixed DSP microprocessor. 2. It enhances Harvard architecture for three bus performance. 3. Separate on chip buses for program and data memory. 4. It runs 25 (Million instructions per second)MIPS, 40 ns maximum instruction set 25Mhz frequency. 5. Single cycle instruction execution i.e. True instruction cycle. 6. Independent computational units ALU, MAC and shifter. 7. On chip program and data memories which can be extended off chip. 8. Dual purpose program memory for instruction and data. 9. Single cycle direct access to 16K × 16 of data memory. 10.Single cycle direct access to 16K × 24 of program memory. FEATURES OF ADSP-21xx PROCESSOR
  • 7. BASIC ARCHITECTURE OF ADSP-21xx PROCESSOR
  • 8. COMPONENTS OF INTERNAL ARCHITECTURE OF ADSP-21xx PROCESSOR High speed numeric processing applications. Two Data Address generators (DAG) Program sequencer On chip peripheral Options Data Memory Timer Serial Port ADSP-21xx architecture consists of Five Internal Buses Program Memory Address(PMA) Data memory address (DMA) Program memory data(PMD) Data memory data (DMD) Result (R) Three Computational Units ALU MAC Shifter
  • 9. BUSES The ADSP-21xx processors have five internal buses to ensure data transfer. 1. Program Memory Address(PMA) :- • They are used internally for addresses associated with Program memory. • PMA bus is 14-bits wide allowing direct access of up to 16k words of code and data. 2. Data memory address (DMA) • DMA buses are used internally for addresses associated with data memory. • The DMA bus 14 bits wide allowing direct access of up to 16k words of data. • DMA address comes from two sources. 3. Program memory data(PMD) • PMD bus is 24 bits wide to accommodate the 24 bit instruction width. • The PMD is used for data associated with memory spaces. • The PMD bus can also be used to transfer data to and from the computational units thro direct path or via PMD-DMD bus exchange unit. 4. Data memory data (DMD) • The DMD bus is 16 bit wide. • The DMD are used for data associated with memory spaces. • The DMD bus provides a path for the contents of any register in the processor to be transferred to any other register or to any external data memory location in a single cycle. 5. Result (R) • The Result (R) bus transfers the intermediate results directly between various computational units. • An absolute value specified in the instruction code (direct addressing) or the output of DAG (Indirect addressing).
  • 10. COMPUTATIONAL UNITS  Every processor in the ADSP-2100 family contains three independent, full function computational units.  The processor contains three -independent computational units. a) ALU, b) MAC (Multiplier-accumulator) and c) Barrel shifter.  The computational units process 16-bit data directly. ALU is 16 bits wide with two 16 bit input ports and one output port. The ALU provides a standard set of arithmetic and logic functions. a) ALU Features ALU Features Bitwise operators, Constant operators Multi-precision Math Capability Divide Primitives and overflow support. Negate, increment, decrement, Absolute value AND, OR, EX-OR, NOT etc.
  • 11. b) MAC: • A MAC operation is simple the sequence of two elementary operations: 1. Two operands are B and C are multiplied 2. The result is added to the accumulator A=A+B*C c)SHIFTER: • The shifter performs a complete set of shifting functions like logical and arithmetic shifts (circular or linear shift) , normalization (fixed point to floating point conversion), demoralization (floating point to fixed point conversion) etc.
  • 12. DIGITAL ADDRESS GENERATOR (DAG)  Every device in the ADSP-218x family contains two independent data address generators so that both program and data memories can be accessed simultaneously.  The DAGs provide indirect addressing capabilities.  Both perform automatic address modification.  For circular buffers, the DAGs can perform modulo address modification.  The two DAGs differ: a) DAG1 generates only Data Memory (DM) addresses, but provides an optional bit- reversal capability; b) DAG2 can generate both Data Memory and Program Memory (PM) addresses, but has no bit-reversal capability.
  • 13. PROGRAM SEQUENCER The program sequencer determines the next instruction address by exam- ining both the current instruction being executed and the current state of the processor. If no conditions require otherwise, the DSP executes instructions from program memory in sequential order by incrementing the fetch address.
  • 15. REFERENCES • https://en.wikipedia.org/wiki/Digital_signal_processor. • https://www.soundguys.com/what-is-dsp-28013/ • https://www.analog.com/en/design-center/landing-pages/001/beginners-guide-to- dsp.html • https://www.brainkart.com/article/Core-Architecture-Of-ADSP-21xx_13164 • https://studfile.net/preview/3499075/page:3/ • B Venkataramani Bhaskar, “Digital signal processor”, • S Salivahanan, “Digital Signal Processing”, 1st edition, TMH, 2000