International Refereed Journal of Engineering and Science (IRJES) is a peer reviewed online journal for professionals and researchers in the field of computer science. The main aim is to resolve emerging and outstanding problems revealed by recent social and technological change. IJRES provides the platform for the researchers to present and evaluate their work from both theoretical and technical aspects and to share their views.
www.irjes.com
IJCER (www.ijceronline.com) International Journal of computational Engineeri...ijceronline
Â
Call for paper 2012, hard copy of Certificate, research paper publishing, where to publish research paper,
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJCER, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, research and review articles, IJCER Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathematics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer review journal, indexed journal, research and review articles, engineering journal, www.ijceronline.com, research journals,
yahoo journals, bing journals, International Journal of Computational Engineering Research, Google journals, hard copy of Certificate,
journal of engineering, online Submission
A high level look at how to convert a cheap Chinese laser cutter to LinuxCNC.
The accompanying demo video can be found at: https://youtu.be/U3kADpXyDE8
Synthesis & FPGA Implementation of UART IP Soft Coreijsrd.com
Â
this paper presents synthesis and hardware implementation of fully functional Universal Asynchronous Receiver Transmitter Intellectual Property core using XILINX SPARTAN-3 XC3S400 series FPGA. The UART soft core module consists of a transmitter along with baud rate generator and a receiver module with false start bit detection features. This has been implemented using VERILOG hardware description language and synthesized using XILINX ISE development tools. All behavioral simulation of UART module performed using MODELSIM simulator. After successful FPGA implementation transmitter and receiver module was tested by connecting FPGA board with Hyper Terminal software via RS232 interface at a data speed of 9.6 kbps.
This presentation givens an overview of interfacing of a real tie clock IC with 8051. The contents are referred from book of mazidi.
Also an internal architecture of an RTC is given for reference.
IJCER (www.ijceronline.com) International Journal of computational Engineeri...ijceronline
Â
Call for paper 2012, hard copy of Certificate, research paper publishing, where to publish research paper,
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJCER, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, research and review articles, IJCER Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathematics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer review journal, indexed journal, research and review articles, engineering journal, www.ijceronline.com, research journals,
yahoo journals, bing journals, International Journal of Computational Engineering Research, Google journals, hard copy of Certificate,
journal of engineering, online Submission
A high level look at how to convert a cheap Chinese laser cutter to LinuxCNC.
The accompanying demo video can be found at: https://youtu.be/U3kADpXyDE8
Synthesis & FPGA Implementation of UART IP Soft Coreijsrd.com
Â
this paper presents synthesis and hardware implementation of fully functional Universal Asynchronous Receiver Transmitter Intellectual Property core using XILINX SPARTAN-3 XC3S400 series FPGA. The UART soft core module consists of a transmitter along with baud rate generator and a receiver module with false start bit detection features. This has been implemented using VERILOG hardware description language and synthesized using XILINX ISE development tools. All behavioral simulation of UART module performed using MODELSIM simulator. After successful FPGA implementation transmitter and receiver module was tested by connecting FPGA board with Hyper Terminal software via RS232 interface at a data speed of 9.6 kbps.
This presentation givens an overview of interfacing of a real tie clock IC with 8051. The contents are referred from book of mazidi.
Also an internal architecture of an RTC is given for reference.
Design of low power cmos logic circuits using gate diffusion input (gdi) tech...VLSICS Design
Â
The Gate diffusion input (GDI) is a novel technique
for low power digital circuit design. This techniq
ue
reduces the power dissipation, propagation delay, a
rea of digital circuits and it maintains low comple
xity
of logic design. In this paper, the 4Ă—1 Multiplexer
, 8Ă—3 Encoder, BCD Counter and Mealy State Machine
were implemented by using Pass Transistors (PT), Tr
ansmission Gate (TG) and Gate Diffusion Input (GDI)
technique and then they were compared with each oth
er for power dissipation. The Multiplexers and
Encoders are combinational circuits and Counters an
d mealy machines are sequential circuits both of th
em
are very important digital systems so power optimiz
ation should be done to those digital circuits. The
whole processes for development of digital circuits
and simulation was done by using the mentor graphi
cs
backend tool. This method can also be extended to t
he processors and other high level designs for
optimization of power dissipation, area and delay i
n order to increase the circuit efficiency.
Implementation of UART with BIST Technique Using Low Power LFSRIJERA Editor
Â
Asynchronous serial communication is usually implemented by Universal Asynchronous Receiver Transmitter
(UART), mostly used for low expense, low speed, short distance data exchange between processor and
peripherals. UART allows full duplex serial communication link, and is used in data communication and control
system. There is a need for realizing the UART function in a single or a very few chips. Further, design systems
without full testability are open to the increased possibility of product failures and missed market opportunities.
Also, it is necessary to ensure the data transfer is error proof. This project targets the introduction of Built-in self
test (BIST) and Status register to UART. The basic idea is to reduce the switching activity among the test
patterns at the most. In this approach, the single input change patterns generated by a counter and a gray code
generator are Exclusive-ORed with the seed generated by the low power linear feedback shift register [LP-LFSR].
The 8-bit UART with status register and BIST module is coded in Verilog HDL and synthesized and simulated
using Xilinx XST and ISim version 14.4 and realized on FPGA.
VoCoRoBo: Remote Speech Recognition and Tilt Sensing Multi-Robotic SystemSagun Man Singh Shrestha
Â
This work is based on the implementation of real-time speech recognition using DSP algorithms such as Chebyshev IIR filters, accelerometer for tilt-sensing and establishment of short-range wireless secure link with ARC4 cipher, all using low-cost 8-bit ATmega microcontrollers. The robot implements a simple but effective algorithm for comparing the spoken word with a dictionary of fingerprints using a modified Euclidean distance calculation. It also includes the ability to securely control the navigation of multiple robots located at remote locations wirelessly from the Control Module and also gather the various environmental data collected by the Robot Modules and display them in the back to Control. Considering the time-critical algorithms actually requiring large computations as well as a variety of sensors interfaced in the system, this project can demonstrate how one can build an expansible multi-robotic system from cheap and ubiquitous electronics.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Total slides: 73
Universal Asynchronous Receiver Transmitter (UART)
Introduction to Serial Communication
Types of Transmission
Simplex Communication
Duplex Communication
Half Duplex Communication
Full Duplex Communication
Methods of Serial data Transmission
Synchronous serial data transfer
Asynchronous serial data transfer
Differences Synchronous Asynchronous
Data Transfer Rate
Calculation of Baud Rate
SCON Register
SBUF Register
Writing to the Serial port
Reading the Serial port
PCON Register
Programming of transmission byte serially
Programming of reception of byte serially
Examples
Design of low power cmos logic circuits using gate diffusion input (gdi) tech...VLSICS Design
Â
The Gate diffusion input (GDI) is a novel technique
for low power digital circuit design. This techniq
ue
reduces the power dissipation, propagation delay, a
rea of digital circuits and it maintains low comple
xity
of logic design. In this paper, the 4Ă—1 Multiplexer
, 8Ă—3 Encoder, BCD Counter and Mealy State Machine
were implemented by using Pass Transistors (PT), Tr
ansmission Gate (TG) and Gate Diffusion Input (GDI)
technique and then they were compared with each oth
er for power dissipation. The Multiplexers and
Encoders are combinational circuits and Counters an
d mealy machines are sequential circuits both of th
em
are very important digital systems so power optimiz
ation should be done to those digital circuits. The
whole processes for development of digital circuits
and simulation was done by using the mentor graphi
cs
backend tool. This method can also be extended to t
he processors and other high level designs for
optimization of power dissipation, area and delay i
n order to increase the circuit efficiency.
Implementation of UART with BIST Technique Using Low Power LFSRIJERA Editor
Â
Asynchronous serial communication is usually implemented by Universal Asynchronous Receiver Transmitter
(UART), mostly used for low expense, low speed, short distance data exchange between processor and
peripherals. UART allows full duplex serial communication link, and is used in data communication and control
system. There is a need for realizing the UART function in a single or a very few chips. Further, design systems
without full testability are open to the increased possibility of product failures and missed market opportunities.
Also, it is necessary to ensure the data transfer is error proof. This project targets the introduction of Built-in self
test (BIST) and Status register to UART. The basic idea is to reduce the switching activity among the test
patterns at the most. In this approach, the single input change patterns generated by a counter and a gray code
generator are Exclusive-ORed with the seed generated by the low power linear feedback shift register [LP-LFSR].
The 8-bit UART with status register and BIST module is coded in Verilog HDL and synthesized and simulated
using Xilinx XST and ISim version 14.4 and realized on FPGA.
VoCoRoBo: Remote Speech Recognition and Tilt Sensing Multi-Robotic SystemSagun Man Singh Shrestha
Â
This work is based on the implementation of real-time speech recognition using DSP algorithms such as Chebyshev IIR filters, accelerometer for tilt-sensing and establishment of short-range wireless secure link with ARC4 cipher, all using low-cost 8-bit ATmega microcontrollers. The robot implements a simple but effective algorithm for comparing the spoken word with a dictionary of fingerprints using a modified Euclidean distance calculation. It also includes the ability to securely control the navigation of multiple robots located at remote locations wirelessly from the Control Module and also gather the various environmental data collected by the Robot Modules and display them in the back to Control. Considering the time-critical algorithms actually requiring large computations as well as a variety of sensors interfaced in the system, this project can demonstrate how one can build an expansible multi-robotic system from cheap and ubiquitous electronics.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Total slides: 73
Universal Asynchronous Receiver Transmitter (UART)
Introduction to Serial Communication
Types of Transmission
Simplex Communication
Duplex Communication
Half Duplex Communication
Full Duplex Communication
Methods of Serial data Transmission
Synchronous serial data transfer
Asynchronous serial data transfer
Differences Synchronous Asynchronous
Data Transfer Rate
Calculation of Baud Rate
SCON Register
SBUF Register
Writing to the Serial port
Reading the Serial port
PCON Register
Programming of transmission byte serially
Programming of reception of byte serially
Examples
International Journal of Computational Engineering Research(IJCER) ijceronline
Â
International Journal of Computational Engineering Research (IJCER) is dedicated to protecting personal information and will make every reasonable effort to handle collected information appropriately. All information collected, as well as related requests, will be handled as carefully and efficiently as possible in accordance with IJCER standards for integrity and objectivity.
International Journal of Engineering Research and Applications (IJERA) aims to cover the latest outstanding developments in the field of all Engineering Technologies & science.
International Journal of Engineering Research and Applications (IJERA) is a team of researchers not publication services or private publications running the journals for monetary benefits, we are association of scientists and academia who focus only on supporting authors who want to publish their work. The articles published in our journal can be accessed online, all the articles will be archived for real time access.
Our journal system primarily aims to bring out the research talent and the works done by sciaentists, academia, engineers, practitioners, scholars, post graduate students of engineering and science. This journal aims to cover the scientific research in a broader sense and not publishing a niche area of research facilitating researchers from various verticals to publish their papers. It is also aimed to provide a platform for the researchers to publish in a shorter of time, enabling them to continue further All articles published are freely available to scientific researchers in the Government agencies,educators and the general public. We are taking serious efforts to promote our journal across the globe in various ways, we are sure that our journal will act as a scientific platform for all researchers to publish their works online.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and DevelopmentIJERD Editor
Â
Electrical, Electronics and Computer Engineering,
Information Engineering and Technology,
Mechanical, Industrial and Manufacturing Engineering,
Automation and Mechatronics Engineering,
Material and Chemical Engineering,
Civil and Architecture Engineering,
Biotechnology and Bio Engineering,
Environmental Engineering,
Petroleum and Mining Engineering,
Marine and Agriculture engineering,
Aerospace Engineering.
International Journal of Engineering Inventions (IJEI) provides a multidisciplinary passage for researchers, managers, professionals, practitioners and students around the globe to publish high quality, peer-reviewed articles on all theoretical and empirical aspects of Engineering and Science.
The peer-reviewed International Journal of Engineering Inventions (IJEI) is started with a mission to encourage contribution to research in Science and Technology. Encourage and motivate researchers in challenging areas of Sciences and Technology.
A Novel Architecture for Different DSP Applications Using Field Programmable ...journal ijme
Â
This paper presents a reconfigurable processor for different digital signal processing applications. The performance of the proposed architecture has been evaluated by taking different dsp applications like Low pass filter, high pass filter, finite impulse response (FIR) filter and FFT module. We designed the architecture of the processor and realizing the architecture using adder, multiplier, delay unit and validate it in the FPGA, which show that the hardware scheme is feasible for practical application. The experimental results clearly reveal the novelty of the architecture for dsp applications. This paper investigates the potential use of FPGAs for implementing efficient “Reconfigurable Processor” for different dsp applications. The proposed processor is based on parallel re-configurable which is implemented on FPGA. FPGAs have become an important component for implementing these functions with respect to cost, performance and flexibility. The general purpose SPARTAN 3AN FPGA kit has been employed for developing reconfigurable processor, with all the coding done using the hardware description language VERILOG.
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...IOSR Journals
Â
In wireless communication system transmitted signals are subjected to multiple reflections,
diffractions and attenuation caused by obstacles such as buildings and hills, etc. At the receiver end, multiple
copies of the transmitted signal are received that arrive at clearly distinguishable time instants and are faded by
signal cancellation. Rake receiver is a technique to combine these so called multi-paths [2] by utilizing multiple
correlation receivers allocated to those delay positions on which the significant energy arrives which achieves a
significant improvement in the SNR of the output signal. This paper shows how the rake, including dispreading
and descrambling could be replaced by a receiver that can be implemented on a CORDIC based hardware
architecture. The performance in conjunction with the computational requirements of the receiver is widely
adjustable which is significantly better than that of the conventional rake receiver
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...IOSR Journals
Â
Abstract : In wireless communication system transmitted signals are subjected to multiple reflections, diffractions and attenuation caused by obstacles such as buildings and hills, etc. At the receiver end, multiple copies of the transmitted signal are received that arrive at clearly distinguishable time instants and are faded by signal cancellation. Rake receiver is a technique to combine these so called multi-paths [2] by utilizing multiple correlation receivers allocated to those delay positions on which the significant energy arrives which achieves a significant improvement in the SNR of the output signal. This paper shows how the rake, including dispreading and descrambling could be replaced by a receiver that can be implemented on a CORDIC based hardware architecture. The performance in conjunction with the computational requirements of the receiver is widely adjustable which is significantly better than that of the conventional rake receiver. Keywords - Rake receiver, Multi-paths, CORDIC
This is a presentation on FPGA from my 3rd year academics which was the field of my mini project/seminar in the same. Main emphasis is laid on the application of FPGA in DSP domain
Embedded processor system for controllable period-width multichannel pulse wi...TELKOMNIKA JOURNAL
Â
This paper proposes a sophisticated embedded processor system configured on zynq-xc7z020 field programmable gate array (FPGA) device for generating four channels pulse width modulation signals with variable duty cycles and periods using embedded design techniques. The main advantages of the technique are the high ability to perform a simultaneous control on period and pulse width of the generated signals and a high system design adaptation to choose the number of input/output channels. Controlling the the period and the pulse width is achieved by injecting a digital signal to the designed system to manipulate embedded timers’ operation. Vivado design suite is used to develop the system hard ware in the integrated development environment where the processing unit and peripherals are instantiated and interconnected. A practical aplication program in C language is prepared to make the system act according to the target. The designed system can be used to drive multi-phase D.C to D.C convertors. The system performance is verified by using vivado logic analyzer and chipscope windows. The superiority of the proposed approach over other approaches is that it resulted in a multi-inputs/multi-outputs pulse width modulation system with high controllability on the pulse width and the period that ranges from 15 nsec to 60 sec.
Direct digital synthesis based cordic algorithm a novel approach towards digi...eSAT Journals
Â
Abstract Modulation is the technique in which carrier signal varies according to amplitude of modulating signal. A brilliant solution for realizing digital modulators is CORDIC (CO-ordinate Rotation Digital Computer) algorithm. Rotation mode and vector mode are two modes in which this algorithm is used. Here rotation mode is used to convert the coordinates from polar mode to rectangular mode. This paper presents the implementation of different communication subsystems like ASK, FSK, PSK, BPSK, QPSK, 4 QAM, 16 QAM that can be found in software defined radio by using CORDIC algorithm. The focus of this paper is to analysis and simulation of modulation scheme using Direct Digital Synthesizer having CORDIC algorithm. Keywords: Software Defined Radio, CORDIC algorithm, DDS, ASK, FSK, PSK, BPSK, QPSK, 4-QAM, 16-QAM.
Implementation of Algorithms For Multi-Channel Digital Monitoring ReceiverIOSR Journals
Â
Abstract: Monitoring Receivers form an important constituent of the Electronic support. In Monitoring
Receiver we can monitor, demodulate or scan the multiple channels.
In this project, the Implementation of algorithm for multi channel digital monitoring receiver. The
implementation will carry out the channelization by the way of Digital down Converters (DDCs) and Digital
Base band Demodulation. The Intermediate Frequency (IF) at 10.7 MHz will be digitalized using Analog to
Digital Converter (ADC) with sampling frequency 52.5 MHz and further converted to Base band using DDCs.
Virtually all the digital receivers perform channel access using a DDC. The Base band data will be streamed to
the appropriate demodulators. Matlab Simulink will be used to simulate the logic modules before the
implementation. This system will be prototyped on an FPGA based COTS (Commercial-off-the-shelf)
development board. Xilinx System Generator will be used for the implementation of the algorithms.
Keywords: DDC, ADC, Digital Base band demodulation, IF, Monitoring Receiver.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Cars are a very important part of this modern world because they give luxury and comfort. Even
though they are comfortable, some problems always keep arising on the safety side. After a lot of research they
rectified certain problems using air bags, auto parking, turbo charger, pedal shift…, etc.
And now we are going to discuss about one such problem that arises on the safety side. An unsuspected
accident occurs when people smash their fingers in between the car doors. Due to this kind of accident around
120,000 people are injured every year. But this was not taken as a very major safety concern for the customer.
To avoid this kind accident due to car doors, we are introducing “SAFETY DOOR LOCK SYSTEM”
with the help of “HYDRAULIC PISTON AND IR SENSORS”.
The major working process of the “SAFETY DOOR LOCK SYSTEM”is, when a person places his/her
hand or fingers in the gap between the door and the outer panel, at the time when the closing action of the door
takes place, the Sensors start to transmit the Infra Red Rays to the Receivers at the
other end, and so even if someone closes the door without anybody‟s knowledge the hydraulic piston will
automatically come out and stop the door from closing and prevent the person from the unsuspected accident
and minor injuries by the car door and ensure maximum safety to the customer.
Extrusion can be defined as the process of subjecting a material to compression so that it is forced to
flow through an opening of a die and takes the shape of the hole. Multi-hole extrusion is the process of
extruding the products through a die having more than one hole. Multi-hole extrusion increases the production
rate and reduces the cost of production. In this study the ram force has calculated experimentally for single hole
and multi-hole extrusion. The comparison of ram forces between the single hole and multi-hole extrusion
provides the inverse relation between the numbers of holes in a die and ram force. The experimental lengths of
the extruded products through the various holes of multi-hole die are different. It indicates that the flow pattern
is dependent on the material behavior. The micro-hardness test has done for the extruded products of lead
through multi-hole die. It is observed that the hardness of the extruded lead products from the central hole is
found to be more than that of the products extruded from other holes. The study suggests that multi-hole
extrusion can be used for obtaining the extruded products of lead with varying hardness. The micro-structure
study has done for the lead material before and after extrusion. It is observed that the size of grains of lead
material after extrusion is smaller than the original lead.
Analysis of Agile and Multi-Agent Based Process Scheduling Modelirjes
Â
As an answer of long growing frustration of waterfall Software development life cycle concepts,
agile software development concept was evolved in 90’s. The most popular agile methodologies is the Extreme
Programming (XP). Most software companies nowadays aim to produce efficient, flexible and valuable
Software in short time period with minimal costs, and within unstable, changing environments. This complex
problem can be modeled as a multi-agent based system, where agents negotiate resources. Agents can be used to
represent projects and resources. Crucial for the multi-agent based system in project scheduling model, is the
availability of an effective algorithm for prioritizing and scheduling of task. To evaluate the models, simulations
were carried out with real life and several generated data sets. The developed model (Multi-agent based System)
provides an optimized and flexible agile process scheduling and reduces overheads in the software process as it
responds quickly to changing requirements without excessive work in project scheduling.
Effects of Cutting Tool Parameters on Surface Roughnessirjes
Â
This paper presents of the influence on surface roughness of Co28Cr6Mo medical alloy machined
on a CNC lathe based on cutting parameters (rotational speed, feed rate, depth of cut and nose radius).The
influences of cutting parameters have been presented in graphical form for understanding. To achieve the
minimum surface roughness, the optimum values obtained for rpm, feed rate, depth of cut and nose radius were
respectively, 318 rpm, 0,1 mm/rev, 0,7 mm and 0,8 mm. Maximum surface roughness has been revealed the
values obtained for rpm, feed rate, depth of cut and nose radius were respectively, 318 rpm, 0,25 mm/rev, 0,9
mm and 0,4 mm.
Possible limits of accuracy in measurement of fundamental physical constantsirjes
Â
The measurement uncertainties of Fundamental Physical Constants should take into account all
possible and most influencing factors. One from them is the finiteness of the model that causes the existence of
a-priori error. The proposed formula for calculation of this error provides a comparison of its value with the
actual experimental measurement error that cannot be done an arbitrarily small. According to the suggested
approach, the error of the researched Fundamental Physical Constant, measured in conventional field studies,
will always be higher than the error caused by the finite number of dimensional recorded variables of physicalmathematical
models. Examples of practical application of the considered concept for measurement of fine
structure constant, speed of light and Newtonian constant of gravitation are discussed.
Performance Comparison of Energy Detection Based Spectrum Sensing for Cogniti...irjes
Â
With the rapid deployment of new wireless devices and applications, the last decade has witnessed a growing
demand for wireless radio spectrum. However, the policy of fixed spectrum assignment produces a bottleneck for more
efficient spectrum utilization, such that a great portion of the licensed spectrum is severely under-utilized. So the concept of
cognitive radio was introduced to address this issue.The inefficient usage of the limited spectrum necessitates the
development of dynamic spectrum access techniques, where users who have no spectrum licenses, also known as secondary
users, are allowed to use the temporarily unused licensed spectrum. For this purpose we have to know the presence or
absence of primary users for spectrum usage. So spectrums sensing is one of the major requirements of cognitive radio.Many
spectrum sensing techniques have been developed to sense the presence or absence of a licensed user. This paper evaluates
the performance of the energy detection based spectrum sensing technique in noisy and fading environments.The
performance of the energy detection technique will be evaluated by use of Receiver Operating Characteristics (ROC) curves
over additive white Gaussian noise (AWGN) and fading channels.
Comparative Study of Pre-Engineered and Conventional Steel Frames for Differe...irjes
Â
In this paper, the conventional steel frames having triangular Pratt truss as a roofing system of 60 m
length, span 30m and varying bay spacing 4m, 5m and 6m respectively having eaves level for all the portals is at
10m and the EOT crane is supported at the height of 8m from ground level and pre-engineered steel frames of
same dimensions are analyzed and designed for wind zones (wind zone 2, wind zone 3, wind zone 4 and wind
zone 5) by using STAAD Pro V8i. The study deals with the comparative study of both conventional and preengineered
with respect to the amount of structural steel required, reduction in dead load of the structure.
Flip bifurcation and chaos control in discrete-time Prey-predator model irjes
Â
The dynamics of discrete-time prey-predator model are investigated. The result indicates that the
model undergo a flip bifurcation which found by using center manifold theorem and bifurcation theory.
Numerical simulation not only illustrate our results, but also exhibit the complex dynamic behavior, such as the
periodic doubling in period-2, -4 -8, quasi- periodic orbits and chaotic set. Finally, the feedback control method
is used to stabilize chaotic orbits at an unstable interior point.
Energy Awareness and the Role of “Critical Mass” In Smart Citiesirjes
Â
A Smart City could be depicted as a place, logical and physical, in which a crowd of heterogeneous
entities is related in time and space through different types of interactions. Any type of entity, whether it is a
device or a person, clustered in communities, becomes a source of context-based data.
Energy awareness is able to drive the process of bringing our society to limit energy waste and to optimize
usage of available resources, causing a strong environmental and social impact. Then, following social network
analysis methodologies related to the dynamics of complex systems, it is possible to find out, emergent and
sometimes hidden new habits of electricity usage. Through an initial Critical Mass, involving a multitude of
consumers, each related to more contexts, we evaluate the triggering and spreading of a collective attitude. To
this aim, in this paper, we propose a novel analytical model defining a new concept of critical mass, which
includes centrality measures both in a single layer and in a multilayer social network.
A Firefly Algorithm for Optimizing Spur Gear Parameters Under Non-Lubricated ...irjes
Â
Firefly algorithm is one of the emerging evolutionary approaches for complex and non-linear
optimization problems. It is inspired by natural firefly‟s behavior such as movement of fireflies based on
brightness and by overcoming the constraints such as light absorption, obstacles, distance, etc. In this research,
firefly‟s movement had been simulated computationally to identify the best parameters for spur gear pair by
considering the design and manufacturing constraints. The proposed algorithm was tested with the traditional
design parameters and found the results are at par in less computational time by satisfying the constraints.
The Effect of Orientation of Vortex Generators on Aerodynamic Drag Reduction ...irjes
Â
One of the main reasons for the aerodynamic drag in automotive vehicles is the flow separation
near the vehicle’s rear end. To delay this flow separation, vortex generators are used in recent vehicles. The
vortex generators are commonly used in aircrafts to prevent flow separation. Even though vortex generators
themselves create drag, but they also reduce drag by delaying flow separation at downstream. The overall effect
of vortex generators is more beneficial and proved by experimentation. The effect depends on the shape,size and
orientation of vortex generators. Hence optimized shape with proper orientation is essential for getting better
results.This paper presents the effect of vortex generators at different orientation to the flow field and the
mechanism by which these effects takes place.
An Assessment of The Relationship Between The Availability of Financial Resou...irjes
Â
The availability of financial resources is an important element in impacting the success of a planning
process for an effective physical planning. The extent to which however, they are articulated in the process
remained elusive both in scholarly and public discourse. The objective of this study wastherefore, to examine
the extent to which financial resources affect physical planning. In doing so, the study examinedwhether
financial resources were adequate or not to facilitate planning processes in Paidha. According to the study
findings,budget prioritization and ceilings are still a challenge in Paidha Town Council. This is partly due
limited level of knowledge of physical planning among the officials of Paidha Town Council. As a result, there
were no dedicated budget line for routine inspection of physical development plan compliance and enforcement
tools in Paidha. In conclusion, in addressing uncoordinated patterns of physical development that characterize
Uganda‟s urban centres, a critical starting point ought to be the analysis of physical planning process. The
research of this kind is not only significant to other emerging urban centres facing poor a road network,
mushrooming informal settlements and poor social services including poor pattern of residential and commercial
developments but also to all institutions that are involved in planning these towns. Knowing the extent of need
for financial influences in planning may assist local authorities to take the processes of planning seriously which
will help enhance the sustainable development of emerging urban centres including Paidha.
The Choice of Antenatal Care and Delivery Place in Surabaya (Based on Prefere...irjes
Â
- Person's desire to do a pregnancy examination is determined by the service place that suits the tastes
and facilities owned by it. Until now, the utilization of antenatal care by pregnant women is still low (Mardiana,
2014). The purpose of the study is to analyze factors affecting the utilization of antenatal care and delivery place
in Surabaya city based on the preferences and choice theory.
Type of survey research is cross sectional approach, the population is mothers who have children aged 1-
12 months in Surabaya. The large sample of 250 mothers who have children aged 1-12 months in 2013 is taken
by simple random sampling technique. Variables of the research are the preference elements and steps, choice
elements and steps, utilization of antenatal care and delivery place. Data were collected through questionnaires
and secondary data were then analyzed with descriptive statistics in the form of a frequency distribution, shown
by the schematic diagram.
The result showed that the preference elements and steps showed almost half (42.9%) desire to give birth
in a health care because of information got from someone else, while the choice element and step shows the
bulk (57.1%) of the criteria of delivery place chosen is a safe, comfortable and cheap delivery place, the labor
place which is the main choice most (57.1%) is cheap, comfortable, close.
Conclusion of the research based on the preferences and choice theory can be found three (3) new
theories, they are preferences become choice, preferences do not become choice, choice is preceded by
preferences
Welcome to the first live UiPath Community Day Dubai! Join us for this unique occasion to meet our local and global UiPath Community and leaders. You will get a full view of the MEA region's automation landscape and the AI Powered automation technology capabilities of UiPath. Also, hosted by our local partners Marc Ellis, you will enjoy a half-day packed with industry insights and automation peers networking.
đź“• Curious on our agenda? Wait no more!
10:00 Welcome note - UiPath Community in Dubai
Lovely Sinha, UiPath Community Chapter Leader, UiPath MVPx3, Hyper-automation Consultant, First Abu Dhabi Bank
10:20 A UiPath cross-region MEA overview
Ashraf El Zarka, VP and Managing Director MEA, UiPath
10:35: Customer Success Journey
Deepthi Deepak, Head of Intelligent Automation CoE, First Abu Dhabi Bank
11:15 The UiPath approach to GenAI with our three principles: improve accuracy, supercharge productivity, and automate more
Boris Krumrey, Global VP, Automation Innovation, UiPath
12:15 To discover how Marc Ellis leverages tech-driven solutions in recruitment and managed services.
Brendan Lingam, Director of Sales and Business Development, Marc Ellis
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...DanBrown980551
Â
Do you want to learn how to model and simulate an electrical network from scratch in under an hour?
Then welcome to this PowSyBl workshop, hosted by Rte, the French Transmission System Operator (TSO)!
During the webinar, you will discover the PowSyBl ecosystem as well as handle and study an electrical network through an interactive Python notebook.
PowSyBl is an open source project hosted by LF Energy, which offers a comprehensive set of features for electrical grid modelling and simulation. Among other advanced features, PowSyBl provides:
- A fully editable and extendable library for grid component modelling;
- Visualization tools to display your network;
- Grid simulation tools, such as power flows, security analyses (with or without remedial actions) and sensitivity analyses;
The framework is mostly written in Java, with a Python binding so that Python developers can access PowSyBl functionalities as well.
What you will learn during the webinar:
- For beginners: discover PowSyBl's functionalities through a quick general presentation and the notebook, without needing any expert coding skills;
- For advanced developers: master the skills to efficiently apply PowSyBl functionalities to your real-world scenarios.
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...James Anderson
Â
Effective Application Security in Software Delivery lifecycle using Deployment Firewall and DBOM
The modern software delivery process (or the CI/CD process) includes many tools, distributed teams, open-source code, and cloud platforms. Constant focus on speed to release software to market, along with the traditional slow and manual security checks has caused gaps in continuous security as an important piece in the software supply chain. Today organizations feel more susceptible to external and internal cyber threats due to the vast attack surface in their applications supply chain and the lack of end-to-end governance and risk management.
The software team must secure its software delivery process to avoid vulnerability and security breaches. This needs to be achieved with existing tool chains and without extensive rework of the delivery processes. This talk will present strategies and techniques for providing visibility into the true risk of the existing vulnerabilities, preventing the introduction of security issues in the software, resolving vulnerabilities in production environments quickly, and capturing the deployment bill of materials (DBOM).
Speakers:
Bob Boule
Robert Boule is a technology enthusiast with PASSION for technology and making things work along with a knack for helping others understand how things work. He comes with around 20 years of solution engineering experience in application security, software continuous delivery, and SaaS platforms. He is known for his dynamic presentations in CI/CD and application security integrated in software delivery lifecycle.
Gopinath Rebala
Gopinath Rebala is the CTO of OpsMx, where he has overall responsibility for the machine learning and data processing architectures for Secure Software Delivery. Gopi also has a strong connection with our customers, leading design and architecture for strategic implementations. Gopi is a frequent speaker and well-known leader in continuous delivery and integrating security into software delivery.
Accelerate your Kubernetes clusters with Varnish CachingThijs Feryn
Â
A presentation about the usage and availability of Varnish on Kubernetes. This talk explores the capabilities of Varnish caching and shows how to use the Varnish Helm chart to deploy it to Kubernetes.
This presentation was delivered at K8SUG Singapore. See https://feryn.eu/presentations/accelerate-your-kubernetes-clusters-with-varnish-caching-k8sug-singapore-28-2024 for more details.
A tale of scale & speed: How the US Navy is enabling software delivery from l...sonjaschweigert1
Â
Rapid and secure feature delivery is a goal across every application team and every branch of the DoD. The Navy’s DevSecOps platform, Party Barge, has achieved:
- Reduction in onboarding time from 5 weeks to 1 day
- Improved developer experience and productivity through actionable findings and reduction of false positives
- Maintenance of superior security standards and inherent policy enforcement with Authorization to Operate (ATO)
Development teams can ship efficiently and ensure applications are cyber ready for Navy Authorizing Officials (AOs). In this webinar, Sigma Defense and Anchore will give attendees a look behind the scenes and demo secure pipeline automation and security artifacts that speed up application ATO and time to production.
We will cover:
- How to remove silos in DevSecOps
- How to build efficient development pipeline roles and component templates
- How to deliver security artifacts that matter for ATO’s (SBOMs, vulnerability reports, and policy evidence)
- How to streamline operations with automated policy checks on container images
Essentials of Automations: The Art of Triggers and Actions in FMESafe Software
Â
In this second installment of our Essentials of Automations webinar series, we’ll explore the landscape of triggers and actions, guiding you through the nuances of authoring and adapting workspaces for seamless automations. Gain an understanding of the full spectrum of triggers and actions available in FME, empowering you to enhance your workspaces for efficient automation.
We’ll kick things off by showcasing the most commonly used event-based triggers, introducing you to various automation workflows like manual triggers, schedules, directory watchers, and more. Plus, see how these elements play out in real scenarios.
Whether you’re tweaking your current setup or building from the ground up, this session will arm you with the tools and insights needed to transform your FME usage into a powerhouse of productivity. Join us to discover effective strategies that simplify complex processes, enhancing your productivity and transforming your data management practices with FME. Let’s turn complexity into clarity and make your workspaces work wonders!
Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™UiPathCommunity
Â
In questo evento online gratuito, organizzato dalla Community Italiana di UiPath, potrai esplorare le nuove funzionalitĂ di Autopilot, il tool che integra l'Intelligenza Artificiale nei processi di sviluppo e utilizzo delle Automazioni.
đź“• Vedremo insieme alcuni esempi dell'utilizzo di Autopilot in diversi tool della Suite UiPath:
Autopilot per Studio Web
Autopilot per Studio
Autopilot per Apps
Clipboard AI
GenAI applicata alla Document Understanding
👨‍🏫👨‍💻 Speakers:
Stefano Negro, UiPath MVPx3, RPA Tech Lead @ BSP Consultant
Flavio Martinelli, UiPath MVP 2023, Technical Account Manager @UiPath
Andrei Tasca, RPA Solutions Team Lead @NTT Data
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdfPeter Spielvogel
Â
Building better applications for business users with SAP Fiori.
• What is SAP Fiori and why it matters to you
• How a better user experience drives measurable business benefits
• How to get started with SAP Fiori today
• How SAP Fiori elements accelerates application development
• How SAP Build Code includes SAP Fiori tools and other generative artificial intelligence capabilities
• How SAP Fiori paves the way for using AI in SAP apps
UiPath Test Automation using UiPath Test Suite series, part 4DianaGray10
Â
Welcome to UiPath Test Automation using UiPath Test Suite series part 4. In this session, we will cover Test Manager overview along with SAP heatmap.
The UiPath Test Manager overview with SAP heatmap webinar offers a concise yet comprehensive exploration of the role of a Test Manager within SAP environments, coupled with the utilization of heatmaps for effective testing strategies.
Participants will gain insights into the responsibilities, challenges, and best practices associated with test management in SAP projects. Additionally, the webinar delves into the significance of heatmaps as a visual aid for identifying testing priorities, areas of risk, and resource allocation within SAP landscapes. Through this session, attendees can expect to enhance their understanding of test management principles while learning practical approaches to optimize testing processes in SAP environments using heatmap visualization techniques
What will you get from this session?
1. Insights into SAP testing best practices
2. Heatmap utilization for testing
3. Optimization of testing processes
4. Demo
Topics covered:
Execution from the test manager
Orchestrator execution result
Defect reporting
SAP heatmap example with demo
Speaker:
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
Transcript: Selling digital books in 2024: Insights from industry leaders - T...BookNet Canada
Â
The publishing industry has been selling digital audiobooks and ebooks for over a decade and has found its groove. What’s changed? What has stayed the same? Where do we go from here? Join a group of leading sales peers from across the industry for a conversation about the lessons learned since the popularization of digital books, best practices, digital book supply chain management, and more.
Link to video recording: https://bnctechforum.ca/sessions/selling-digital-books-in-2024-insights-from-industry-leaders/
Presented by BookNet Canada on May 28, 2024, with support from the Department of Canadian Heritage.
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfPaige Cruz
Â
Monitoring and observability aren’t traditionally found in software curriculums and many of us cobble this knowledge together from whatever vendor or ecosystem we were first introduced to and whatever is a part of your current company’s observability stack.
While the dev and ops silo continues to crumble….many organizations still relegate monitoring & observability as the purview of ops, infra and SRE teams. This is a mistake - achieving a highly observable system requires collaboration up and down the stack.
I, a former op, would like to extend an invitation to all application developers to join the observability party will share these foundational concepts to build on:
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Â
C211824
1. International Refereed Journal of Engineering and Science (IRJES)
ISSN (Online) 2319-183X, (Print) 2319-1821
Volume 2, Issue 1(January 2013), PP.18-24
www.irjes.com
Hardware Implementation of BPSK System on Virtex2-Pro
FPGA Using Xilinx System Generator
Harsha .C.J1 ,Sandeep D.Hanwate2,A.S.Mali3
1(
Electronics Engineering/TKIET/Shivaji University/India)
2(
Electronics Engineering /TKIET/Shivaji University/India)
3(
Electronics Engineering /TKIET/Shivaji University/India)
Abstract: With the recent advent of hardware description languages (e.g., Verilog or VHDL) and digital
implementation for field-programmable gate arrays (FPGAs), substantial academic digital design projects
become practicable. In the present paper, the design of a digital binary-phase-shift-keying (BPSK) modulator
and detector is described. The project details the design of the components (e.g., multiplexer, FIR low pass filter
and comparator) and the simulation of the entire system. The entire system was designed using the Matlab’s
simulink program and system generator block set and implemented on a VIRTEX-2PRO Field Programmable
Gate Array (FPGA) development board. The steps taken to simulate the modulation and demodulation blocks
are shown.
Keywords: Binary phase shift keying (BPSK), Field programmable gate array (FPGA).
I. INTRODUCTION
Digital modulation is the process by which digital symbols are transmitted into waveforms that are
compatible with the characteristics of the channel [2]. The modulation process converts a baseband signal into a
band pass signal compatible with available transmission facilities. At the receiver end, demodulation must be
accomplished to recognize the signals. The process of deciding which symbol was transmitted is referred to as a
detection process. Typically, the receiver generates a signal that is phase-locked to the carrier. Binary-phase-
shift keying (BPSK) does not require but may use a coherent receiver. The coherent receiver is called the
correlation receiver because it correlates the received signal composed of the transmitted signal plus noise with
a sinusoidal signal that is phase-locked to the transmitted carrier. The purpose of the correlation receiver is to
reduce the received symbol to a single point or statistic that is used by the decision circuit to determine which
symbol was transmitted (either 0 or 1). In practice, this single point is a fixed voltage. The decision circuit is a
voltage comparator (digital number comparator) that is set so that if the input voltage (number) is above a
threshold level, the Comparator indicates a “1” is received; if the input voltage (number) is below that level, a
received “0” is indicated [2]. The current project utilizes MATLab simulink language as well as system
generator block set for simulation and implementation on Vertex 2 FPGA development board which mainly
gives the flexibility for designing, testing and makes the development very easy. This process will help in
increasing the design and testing speed of any system within a given time.
II. BPSK MODULATOR AND RECEPTOR
BPSK modulation is the process by which the phase of the carrier is varied in accordance with the
modulating signal.Figure1 shows a simplified block diagram of a BPSK modulator. The coded signal enters to a
multiplexer that commutes the phase of the carrier signal. Depending on the logical condition of the digital
input, the carrier is transferred to the output, either in phase or at 180° outside of phase, with the reference
carrier oscillator [2].
The input signal to the detector can be +cos (ωt) or -cos(ωt). The recovery circuit detects and
regenerates a carrier signal, as in frequency as in phase with the carrier of the original transmitter. The product
detector whose output is the product of the two inputs (the BPSK signal and the recovered carrier). Since the
only possible outputs are the signals cos 2(ωt) and –cos2 (ωt), therefore the product detector’s possible outputs
will be:
cos2 (ωt) = ½ + ½ cos (2ωt),
- cos2 (ωt) = - ½ - ½ cos (2ωt),
Figure 3 shows the blocks diagram of a BPSK receptor. Output of the product detector is given to low pass
(LPF) filter which separates the recovered binary data from the complex demodulated signal [1].
www.irjes.com 18 | Page
2. International Refereed Journal of Engineering and Science (IRJES)
ISSN (Online) 2319-183X, (Print) 2319-1821
Volume 2, Issue 1(January 2013), PP.18-24
www.irjes.com
III. SIMULINK AND SYSTEM GENERATOR.
The simulation of BPSK system was done using Simulink and the components of System Generator
[1]. The following tools are necessary for the simulation and implementation:
1.Simulink Blockset
Pulse Generator: it simulates a train of pulses.
Scope: oscilloscope used to visualize the results.
Sine Wave: it generates sine functions.
2.System Generator Blockset
Mcode: it calls a Matlab .m file and executes it inside the simulation.
Gateway In: it makes an approach to the behavior of a signal in hardware.
Gateway Out: it returns an approach of the behavior of a signal in hardware to the simulation mode.
Mult: it carries out the multiplication of its two inputs.
FIR: it simulates a FIR Filter, making a call to the Matlab FDATool.
System Generator: It provides control of the system and simulation parameters. It is used to invoke the
generated code.
Resource Estimator: it presents the resources of the device used in the simulation of the circuit.
FDATool: Filter Design and Analysis tool.
3.System Generator
It is a software tool that allows to create and to verify hardware designs for Xilinx FPGAs; it works
together with Simulink and Matlab. It also allows the inclusion of DSP tools to design with FPGAs, automatic
generation of HDL code starting from a Simulink model and allows the user to create its own libraries [6].
4.Simulation of BPSK modulator
The design of BPSK system using above mentioned tools and its implementation on a FPGA
development board is discussed below. The Figure 4 shows the BPSK modulator designed using matlab
simulink block sets and xilinx system generator blocks [1].
The train of pulse signal generated by pulse generator enters the BPSK multiplexer (Mcode) block that works as
multiplexer between the two Carrier signals (cos (ωt) and -cos (ωt)) depending on the binary values of the signal
to be transmitted. This Mcode block makes a call to an .m file which contains the programming of the
multiplexer. The code, allows us to obtain an output carrier signal of 00 phase shift (a cosine in this case), when
the input is a level of high voltage, and a dephased cosine signal of exit (i.e. carrier signal of 180 0 phase shift)
when the input is a level of low voltage. This high or low state is given by the signal that contains the
information. The output signal of the multiplexer is the modulated one and is ready to be thrown to the channel.
Figure 5 below shows Information signal, carrier signal with 0 0 phase shift, carrier signal with 18 00 phase shift
and BPSK Modulated signal obtained at the output of multiplexer.
5.Simulation of BPSK detector
The modulated signal is transmitted through the AWGN channel and it is given to the detector.The
demodulation is performed according to the scheme [1] shown below in Figure 6.To demodulate the signal
coming from the channel, a (Mult) block that multiplies the signal for the recovered carrier is used.The pass-low
filter FIR separates the continuous signal of ± ½ amplitude recovered from the demodulated complex signal and
allows to select the zero frequency signal (+1/2 or -1/2).
This filter is obtained making a call to the Matlab FDATool that is an interface that allows designing a pass-low
filter. Since at the output of the filter there are signals with ±½ amplitude and with ruffled border in each pulse.
The comparator block makes the call to the .m file, which contains the program of the comparator. This code,
allows us to obtain at the output a voltage level 1, when the input is higher than certain reference voltage in this
case 0V and a level voltage 0 when the input is lower than such reference voltage.
The simulated demodulated process is presented in Figure 7.The first Figure represents the modulated
signal.Second Figure represents the modulated signal after passing through the AWGN channel.Third Figure
represents the signal obtained at the output of multiplier.Fourth Figure represents the recovered signal at the
output of the pass-low filter.Finally the fifth Figure represents the signal at the output of the comparison, and it
www.irjes.com 19 | Page
3. International Refereed Journal of Engineering and Science (IRJES)
ISSN (Online) 2319-183X, (Print) 2319-1821
Volume 2, Issue 1(January 2013), PP.18-24
www.irjes.com
is the recovered information signal. One can observe that this signal has some delay compared to original
information signal in Fig 5 due to the computational delay of multiplier and FIR filter blocks.
IV FIGURES
Coded signal Multiplexer BPSK signal
Cos (ωt) -Cos (ωt)
Carrier
signal 1800
Fig 1: BPSK modulator
Fig 2: BPSK modulator output
Recovered signal
BPSK
Product Low pass
detector filter
Carrier
recovery
Fig 3: BPSK detector.
www.irjes.com 20 | Page
4. International Refereed Journal of Engineering and Science (IRJES)
ISSN (Online) 2319-183X, (Print) 2319-1821
Volume 2, Issue 1(January 2013), PP.18-24
www.irjes.com
Fig 4: BPSK modulator using system generator.
Fig 5: Information signal, carrier signal with 00 phase shift, carrier signal with 18 00 phase shift, Modulated
signal.
Fig 6: BPSK detector using system generator.
www.irjes.com 21 | Page
5. International Refereed Journal of Engineering and Science (IRJES)
ISSN (Online) 2319-183X, (Print) 2319-1821
Volume 2, Issue 1(January 2013), PP.18-24
www.irjes.com
Fig 7: Simulation results of Modulation and Demodulation process.
BER for imperfect phase synchronization
0.5
0.45
0.4
0.35
BER values
0.3
0.25
0.2
0.15
0.1
0.05
0
0(dB) 3(dB) 6(dB) 9(dB) 12(dB)
SNR(dB)
0 25 45 60 90
Fig 8: BER curve for BPSK system for imperfect phase synchronization
Fig 9: JTAG Co simulation block
www.irjes.com 22 | Page
6. International Refereed Journal of Engineering and Science (IRJES)
ISSN (Online) 2319-183X, (Print) 2319-1821
Volume 2, Issue 1(January 2013), PP.18-24
www.irjes.com
Fig 10: Modulation-Demodulation process. Result given by development board.
V. BIT ERROR RATE CALCULATION
The bit error rate for the above BPSK design [4] is calculated by making a call to the BERtool in the
MATLAB command window.
Making use of the above tool the bit error rate curves (BER) for the various values of the signal to noise ratio
(SNR) of an Additive white Gaussian noise (AWGN) channel and sampling bits are shown in Figure 8 . BER
curves for 00, 250 ,450,600 and 900 phase shift of a reference carrier signal are shown in Figure 8. From the
Figure 8 it is clear that the bit error rate increases with the increase in the phase difference of the reference
carrier signal as well as increase in signal to noise ratio (SNR).
VI. HARDWARE IMPLEMENTATION
The modulator and detector is implemented on Virtex2-PRO development board .An FPGA consists
on arrangements of several programmable blocks (logical blocks) which are interconnected between themselves
with input/output cells by means of vertical and horizontal connection channels [5].
1.Program Tools for the Implementation
For the implementation of the BPSK modulator and demodulator, after simulation, a tool offered by
Xilinx, JTAG Co-Simulator is used; this block allows the co-simulation of the design in the development board.
2. JTAG-Co-simulator
It allows performing hardware Co-simulation using JTAG and a parallel cable or platform USB. When
a model is implemented for JTAG hardware Co-simulation, a new library is created that contains a custom
JTAG Co-simulation block with ports that match the gateway names from the original model, shown in Figure
9.By double-clicking in this block, one can select the most convenient simulation options. Once added to the
design, we should verify that the development board is correctly connected to the computer. Then run the
simulation.The result of the simulation is compared with the results given by the actual implementation. This
www.irjes.com 23 | Page
7. International Refereed Journal of Engineering and Science (IRJES)
ISSN (Online) 2319-183X, (Print) 2319-1821
Volume 2, Issue 1(January 2013), PP.18-24
www.irjes.com
allows us to verify how close the simulation was to the real implementation. The Figure .10 shows the results of
the hardware implemented BPSK system. One can observe that the results obtained in the development board
are practically the same that those obtained in the previous simulation.
VII. CONCLUSIONS
In this project, BPSK system with modulator and demodulator has been designed and tested. While
testing the detector, the delay in the recovered data at the output of the detector is observed, and it is found that
the delay is due to the computational delay of multiplier and FIR filter blocks. The results given by the
development board exactly matches with the results obtained from simulation setup. From the above results it
may be concluded that the entire result given by the development board is same as that of the result obtained
from the simulation setup. It is also concluded that BER of the BPSK system increases with the increase in the
imperfect phase synchronization of the reference carrier signal as well as SNR of AWGN channel at the
detector. System Generator and Simulink tools offer a simplified environment for the simulation of
communication systems in general. Since the results obtained in hardware are dependent of the design in
software, it is much simpler to carry out changes in these results by means of the software, even after having
finished the design and its implementation. This fact is considered one of the most important in the development
of this type of design.
REFERENCES
[1] Johanna.S, Ruque, David.Ruiz, Carlos, “Simulation and implementation of BPSK system on a FPGA
board using system generator blockset for DSP/FPGA”, School of Electronics and Communication,
Technical university Loja 2005.
[2] B.Sklar, “DigitalCommunications Fundamentals and Applications”, 2nd ed. Englewood Cliffs, NJ:
Prentice-Hall PTR, 2001
[3] Faruque Ahamed and Frank A. Scarpino “An Educational Digital Communications Project to
Implement a BPSK Detector”, IEEE Trans. Commun., vol. COM-34, no. 5, pp. 423–429, May 2000.
[4] F. M. Gardner, “BPSK/QPSK timing-error detector for sampled receivers,” IEEE Trans. Commun., vol.
COM-34, no. 5, pp. 423–429, May 2000.
[5]. C .Britton Rorabaugh “Simulating Wireless Communication Systems”, second edition, Prentice-Hall
Publication, 2004.
[6] L.W.Couch,“Digital and Analog Communication Systems”, seventh Edition, Pearson Publication, 2007.
www.irjes.com 24 | Page