This document describes the Vortex86EX system on a chip from DMP Electronics, which integrates an x86 CPU with motion control interfaces. It is intended for use in applications like motor controllers and robots. The SoC includes modules to support servo control, encoders, pulse width modulation for motors, and hall sensors. Software support is planned for operating systems like DOS, Windows, and Linux. A hardware abstraction layer and motion/motor control library will provide a unified interface. Reference designs and development tools are also planned to help customers develop motion control systems using the Vortex86EX.
A high level look at how to convert a cheap Chinese laser cutter to LinuxCNC.
The accompanying demo video can be found at: https://youtu.be/U3kADpXyDE8
A high level look at how to convert a cheap Chinese laser cutter to LinuxCNC.
The accompanying demo video can be found at: https://youtu.be/U3kADpXyDE8
Synthesis & FPGA Implementation of UART IP Soft Coreijsrd.com
this paper presents synthesis and hardware implementation of fully functional Universal Asynchronous Receiver Transmitter Intellectual Property core using XILINX SPARTAN-3 XC3S400 series FPGA. The UART soft core module consists of a transmitter along with baud rate generator and a receiver module with false start bit detection features. This has been implemented using VERILOG hardware description language and synthesized using XILINX ISE development tools. All behavioral simulation of UART module performed using MODELSIM simulator. After successful FPGA implementation transmitter and receiver module was tested by connecting FPGA board with Hyper Terminal software via RS232 interface at a data speed of 9.6 kbps.
This Presentation describes the ARM CORTEX M3 core processor with the details of the core peripherals. Soon a CORTEX base controller(STM32F100RBT6) ppt will be uploaded. For more information mail me at:gaurav.iitkg@gmail.com.
The Universal Asynchronous Receiver/Transmitter (UART) controller is the key component of the serial communications subsystem of a computer. The UART takes bytes of data and transmits the individual bits in a sequential fashion. At the destination, a second UART re-assembles the bits into complete bytes.
Join this video course on udemy . Click here :
https://www.udemy.com/course/mastering-microcontroller-with-peripheral-driver-development/?couponCode=SLIDESHARE
In this course, the code is developed such a way that, It can be ported to any MCU you have at your hand.
If you need any help in porting these codes to different MCUs you can always reach out to me!
The course is strictly not bound to any 1 type of MCU. So, if you already have any Development board which runs with ARM-Cortex M3/M4 processor,
then I recommend you to continue using it.
But if you don’t have any Development board, then check out the below Development boards.
Synthesis & FPGA Implementation of UART IP Soft Coreijsrd.com
this paper presents synthesis and hardware implementation of fully functional Universal Asynchronous Receiver Transmitter Intellectual Property core using XILINX SPARTAN-3 XC3S400 series FPGA. The UART soft core module consists of a transmitter along with baud rate generator and a receiver module with false start bit detection features. This has been implemented using VERILOG hardware description language and synthesized using XILINX ISE development tools. All behavioral simulation of UART module performed using MODELSIM simulator. After successful FPGA implementation transmitter and receiver module was tested by connecting FPGA board with Hyper Terminal software via RS232 interface at a data speed of 9.6 kbps.
This Presentation describes the ARM CORTEX M3 core processor with the details of the core peripherals. Soon a CORTEX base controller(STM32F100RBT6) ppt will be uploaded. For more information mail me at:gaurav.iitkg@gmail.com.
The Universal Asynchronous Receiver/Transmitter (UART) controller is the key component of the serial communications subsystem of a computer. The UART takes bytes of data and transmits the individual bits in a sequential fashion. At the destination, a second UART re-assembles the bits into complete bytes.
Join this video course on udemy . Click here :
https://www.udemy.com/course/mastering-microcontroller-with-peripheral-driver-development/?couponCode=SLIDESHARE
In this course, the code is developed such a way that, It can be ported to any MCU you have at your hand.
If you need any help in porting these codes to different MCUs you can always reach out to me!
The course is strictly not bound to any 1 type of MCU. So, if you already have any Development board which runs with ARM-Cortex M3/M4 processor,
then I recommend you to continue using it.
But if you don’t have any Development board, then check out the below Development boards.
86Duino 12自由度小六足機器人 DIY 教學
86小六足3D列印機構檔: http://www.thingiverse.com/thing:964149
86小六足原始設計檔: https://github.com/roboard/86Hexapod
This slide is made by the RoBoard team of DMP Electronics Inc.:
https://www.facebook.com/roboard.fans
投影片講解視訊影片網址:
http://www.youtube.com/playlist?list=PLFL0ylDooClTaryk1IPAvDsqsFQ85-Rd1
This slide is made by the RoBoard team of DMP Electronics Inc.:
https://www.facebook.com/roboard.fans
投影片講解視訊影片網址:
http://www.youtube.com/playlist?list=PLFL0ylDooClTXfy-cFbq7rV1iwP57JFaF
This slide is made by the RoBoard team of DMP Electronics Inc.:
https://www.facebook.com/roboard.fans
High-performance PC-based multi-axis motion control cardsjuliangoal
The MaxMotion Precision Motion Control Card was designed for high-performance PC-based (PCI-bus ) multi-axis motion control applications, which require up to 4 axes of analog servo control and up to 4 axes of pulse stepper control.
MaxMotion Motion Control Card - Digital Servo Controljuliangoal
Theontrol Card was de MaxMotion Precision Motion Csigned for high-performance PC-based (PCI-bus ) multi-axis motion control applications, which require up to 4 axes of analog servo control and up to 4 axes of pulse stepper control.
Find out more about Infineon on our Homepage: www.infineon.com/xmc
Find here all information about XMC4000 - Advanced Microcontrollers for Industrial Solutions - 32-bit Microcontroller Family based on ARM® Cortex(tm)-M4 from Infineon Technologies.
DevOps and Testing slides at DASA ConnectKari Kakkonen
My and Rik Marselis slides at 30.5.2024 DASA Connect conference. We discuss about what is testing, then what is agile testing and finally what is Testing in DevOps. Finally we had lovely workshop with the participants trying to find out different ways to think about quality and testing in different parts of the DevOps infinity loop.
Sudheer Mechineni, Head of Application Frameworks, Standard Chartered Bank
Discover how Standard Chartered Bank harnessed the power of Neo4j to transform complex data access challenges into a dynamic, scalable graph database solution. This keynote will cover their journey from initial adoption to deploying a fully automated, enterprise-grade causal cluster, highlighting key strategies for modelling organisational changes and ensuring robust disaster recovery. Learn how these innovations have not only enhanced Standard Chartered Bank’s data infrastructure but also positioned them as pioneers in the banking sector’s adoption of graph technology.
Communications Mining Series - Zero to Hero - Session 1DianaGray10
This session provides introduction to UiPath Communication Mining, importance and platform overview. You will acquire a good understand of the phases in Communication Mining as we go over the platform with you. Topics covered:
• Communication Mining Overview
• Why is it important?
• How can it help today’s business and the benefits
• Phases in Communication Mining
• Demo on Platform overview
• Q/A
Securing your Kubernetes cluster_ a step-by-step guide to success !KatiaHIMEUR1
Today, after several years of existence, an extremely active community and an ultra-dynamic ecosystem, Kubernetes has established itself as the de facto standard in container orchestration. Thanks to a wide range of managed services, it has never been so easy to set up a ready-to-use Kubernetes cluster.
However, this ease of use means that the subject of security in Kubernetes is often left for later, or even neglected. This exposes companies to significant risks.
In this talk, I'll show you step-by-step how to secure your Kubernetes cluster for greater peace of mind and reliability.
Epistemic Interaction - tuning interfaces to provide information for AI supportAlan Dix
Paper presented at SYNERGY workshop at AVI 2024, Genoa, Italy. 3rd June 2024
https://alandix.com/academic/papers/synergy2024-epistemic/
As machine learning integrates deeper into human-computer interactions, the concept of epistemic interaction emerges, aiming to refine these interactions to enhance system adaptability. This approach encourages minor, intentional adjustments in user behaviour to enrich the data available for system learning. This paper introduces epistemic interaction within the context of human-system communication, illustrating how deliberate interaction design can improve system understanding and adaptation. Through concrete examples, we demonstrate the potential of epistemic interaction to significantly advance human-computer interaction by leveraging intuitive human communication strategies to inform system design and functionality, offering a novel pathway for enriching user-system engagements.
UiPath Test Automation using UiPath Test Suite series, part 5DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 5. In this session, we will cover CI/CD with devops.
Topics covered:
CI/CD with in UiPath
End-to-end overview of CI/CD pipeline with Azure devops
Speaker:
Lyndsey Byblow, Test Suite Sales Engineer @ UiPath, Inc.
Pushing the limits of ePRTC: 100ns holdover for 100 daysAdtran
At WSTS 2024, Alon Stern explored the topic of parametric holdover and explained how recent research findings can be implemented in real-world PNT networks to achieve 100 nanoseconds of accuracy for up to 100 days.
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionAggregage
Join Maher Hanafi, VP of Engineering at Betterworks, in this new session where he'll share a practical framework to transform Gen AI prototypes into impactful products! He'll delve into the complexities of data collection and management, model selection and optimization, and ensuring security, scalability, and responsible use.
GridMate - End to end testing is a critical piece to ensure quality and avoid...ThomasParaiso2
End to end testing is a critical piece to ensure quality and avoid regressions. In this session, we share our journey building an E2E testing pipeline for GridMate components (LWC and Aura) using Cypress, JSForce, FakerJS…
Removing Uninteresting Bytes in Software FuzzingAftab Hussain
Imagine a world where software fuzzing, the process of mutating bytes in test seeds to uncover hidden and erroneous program behaviors, becomes faster and more effective. A lot depends on the initial seeds, which can significantly dictate the trajectory of a fuzzing campaign, particularly in terms of how long it takes to uncover interesting behaviour in your code. We introduce DIAR, a technique designed to speedup fuzzing campaigns by pinpointing and eliminating those uninteresting bytes in the seeds. Picture this: instead of wasting valuable resources on meaningless mutations in large, bloated seeds, DIAR removes the unnecessary bytes, streamlining the entire process.
In this work, we equipped AFL, a popular fuzzer, with DIAR and examined two critical Linux libraries -- Libxml's xmllint, a tool for parsing xml documents, and Binutil's readelf, an essential debugging and security analysis command-line tool used to display detailed information about ELF (Executable and Linkable Format). Our preliminary results show that AFL+DIAR does not only discover new paths more quickly but also achieves higher coverage overall. This work thus showcases how starting with lean and optimized seeds can lead to faster, more comprehensive fuzzing campaigns -- and DIAR helps you find such seeds.
- These are slides of the talk given at IEEE International Conference on Software Testing Verification and Validation Workshop, ICSTW 2022.
Maruthi Prithivirajan, Head of ASEAN & IN Solution Architecture, Neo4j
Get an inside look at the latest Neo4j innovations that enable relationship-driven intelligence at scale. Learn more about the newest cloud integrations and product enhancements that make Neo4j an essential choice for developers building apps with interconnected data and generative AI.
A tale of scale & speed: How the US Navy is enabling software delivery from l...sonjaschweigert1
Rapid and secure feature delivery is a goal across every application team and every branch of the DoD. The Navy’s DevSecOps platform, Party Barge, has achieved:
- Reduction in onboarding time from 5 weeks to 1 day
- Improved developer experience and productivity through actionable findings and reduction of false positives
- Maintenance of superior security standards and inherent policy enforcement with Authorization to Operate (ATO)
Development teams can ship efficiently and ensure applications are cyber ready for Navy Authorizing Officials (AOs). In this webinar, Sigma Defense and Anchore will give attendees a look behind the scenes and demo secure pipeline automation and security artifacts that speed up application ATO and time to production.
We will cover:
- How to remove silos in DevSecOps
- How to build efficient development pipeline roles and component templates
- How to deliver security artifacts that matter for ATO’s (SBOMs, vulnerability reports, and policy evidence)
- How to streamline operations with automated policy checks on container images
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...James Anderson
Effective Application Security in Software Delivery lifecycle using Deployment Firewall and DBOM
The modern software delivery process (or the CI/CD process) includes many tools, distributed teams, open-source code, and cloud platforms. Constant focus on speed to release software to market, along with the traditional slow and manual security checks has caused gaps in continuous security as an important piece in the software supply chain. Today organizations feel more susceptible to external and internal cyber threats due to the vast attack surface in their applications supply chain and the lack of end-to-end governance and risk management.
The software team must secure its software delivery process to avoid vulnerability and security breaches. This needs to be achieved with existing tool chains and without extensive rework of the delivery processes. This talk will present strategies and techniques for providing visibility into the true risk of the existing vulnerabilities, preventing the introduction of security issues in the software, resolving vulnerabilities in production environments quickly, and capturing the deployment bill of materials (DBOM).
Speakers:
Bob Boule
Robert Boule is a technology enthusiast with PASSION for technology and making things work along with a knack for helping others understand how things work. He comes with around 20 years of solution engineering experience in application security, software continuous delivery, and SaaS platforms. He is known for his dynamic presentations in CI/CD and application security integrated in software delivery lifecycle.
Gopinath Rebala
Gopinath Rebala is the CTO of OpsMx, where he has overall responsibility for the machine learning and data processing architectures for Secure Software Delivery. Gopi also has a strong connection with our customers, leading design and architecture for strategic implementations. Gopi is a frequent speaker and well-known leader in continuous delivery and integrating security into software delivery.
Dr. Sean Tan, Head of Data Science, Changi Airport Group
Discover how Changi Airport Group (CAG) leverages graph technologies and generative AI to revolutionize their search capabilities. This session delves into the unique search needs of CAG’s diverse passengers and customers, showcasing how graph data structures enhance the accuracy and relevance of AI-generated search results, mitigating the risk of “hallucinations” and improving the overall customer journey.
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...James Anderson
Effective Application Security in Software Delivery lifecycle using Deployment Firewall and DBOM
The modern software delivery process (or the CI/CD process) includes many tools, distributed teams, open-source code, and cloud platforms. Constant focus on speed to release software to market, along with the traditional slow and manual security checks has caused gaps in continuous security as an important piece in the software supply chain. Today organizations feel more susceptible to external and internal cyber threats due to the vast attack surface in their applications supply chain and the lack of end-to-end governance and risk management.
The software team must secure its software delivery process to avoid vulnerability and security breaches. This needs to be achieved with existing tool chains and without extensive rework of the delivery processes. This talk will present strategies and techniques for providing visibility into the true risk of the existing vulnerabilities, preventing the introduction of security issues in the software, resolving vulnerabilities in production environments quickly, and capturing the deployment bill of materials (DBOM).
Speakers:
Bob Boule
Robert Boule is a technology enthusiast with PASSION for technology and making things work along with a knack for helping others understand how things work. He comes with around 20 years of solution engineering experience in application security, software continuous delivery, and SaaS platforms. He is known for his dynamic presentations in CI/CD and application security integrated in software delivery lifecycle.
Gopinath Rebala
Gopinath Rebala is the CTO of OpsMx, where he has overall responsibility for the machine learning and data processing architectures for Secure Software Delivery. Gopi also has a strong connection with our customers, leading design and architecture for strategic implementations. Gopi is a frequent speaker and well-known leader in continuous delivery and integrating security into software delivery.
2. The Vortex86 SoC Family
I/O
I/O
2
North
Bridge
K/B
South
Bridge
size
cost
CP
U
Shrinking the entire motherboard
into a tiny chip
x86 isn’t just a PC
x86 as a MCU, x86 as a DSP, …
3. The Vortex86 SoC Family
• Jul. 1998
• 40MHz
• 0.50 um
• Feb. 2007
• 300MHz
• 0.13 um
• Aug. 2008
• 800MHz
• 90 nm
(2007 EOL)
• Jun. 2009
• 1GHz
• 90nm
• GPU
• Jun. 2010
• 1GHz
• 90nm
• GPU
DMP Design x86 SoC since 1995
• Q1
2012
• 1GHz
• 90nm
• GPU
• Motor/Motion Ctrl.
• 2013
• 300~500MHz
• 90nm
• MCU
• Motor/Motion Ctrl.
Guaranteed 10 Years Long Term Supply
5. Key Benefits of Vortex86 SoC
x86 Instruction Set Compatible
Highly Integrated
Simplified system design
Low system BOM cost
Low Power Consumption
Fan-less design
Long Term Supply
6. The Vortex86EX SoC
The 1st MCU-like x86 SoC !!!
LAN
RS232/RS48
5
USB
Vortex86EX
DRAM
(DDR III)
CPU
NB
SB
FPU
Motion/Motor Control
CAN
Servo
Encoder
Audio
SATA
PCI-E/ISA
7. Key Specifications of Vortex86EX
CPU
300MHz / 400 MHz / 500 MHz
x86 Compatible, Support FPU
DRAM
300MHz DDR3 DRAM (up to 2GB)
Cache
- L1: 16K I-Cache, 16K D-Cache
- L2: 4-way 128KB L2 Cache
Bus
- PCI-E (×1) Master/Target Slot
- 16-bit X-ISA (8.3MHz / 16.6MHz / 33MHz)
8. Key Specifications of Vortex86EX
Mass Storage
- SD Card
- SATA-I
Audio
High Definition Audio
LAN
Ethernet 10/100Mbps
USB
USB Host 2.0 × 2 Ports
USB Device 1.1 × 1 Port
9. Key Specifications of Vortex86EX
I/O Interface
- UART x 10 Ports
- SPI × 1 Port
- I2C × 1 Port
- CAN Bus × 1 Port
- GPIO × 80 Pins
- Parallel Port (SPP/EPP/ECP) × 1
- PS2 Keyboard/Mouse
Motion/MotorControl
Interface
4 Motion-Control Modules, to support
- Pulse/DIR, CW/CCW, Pulse A/B output
- Edge-/Center-aligned PWM output
- Quadrature Encoder Interface
- SSI Absolute Encoder Interface
- Hall Sensor Interface
14. Motion-Control Modules (MCMs)
Integrate a total of 4 motion-control modules (MCMs) in South
Bridge to support at max. 24 pins for motion/motor control
Motion-Control
Module 0
x86
core
PCI
servo
Motion-Control
Module 1
motor
Motion-Control
Module 3
South Bridge
Vortex86EX
encoder
15. Motion-Control Modules (MCMs)
Make Fully PC-Based
Platform Possible
PC-Based
Servo Driver
Machine,
AC
Motor
PC-Based
PC-Based
HMI/Host Controller Motion-Control Card
Encoder,
Home/Limit Switch
16. Vortex86EX as an
Open Motion-Control Platform
Reduce System Cost
x86 core & motion-control interface in a single chip
Easy to Support Mainstream Field-Bus
EtherCAT, MECHATROLINK, CANopen, …
Open PC-Based Architecture
Wide range of development resources
Ease of migration, integration, and maintenance
18. Feature Overview of MCMs
4 Modes for Motion Control
Mode
Application
Servo mode
Stepping motors,
AC servo drivers
Encoder mode
Incremental encoders
SSI mode
SSI absolute encoders
Capture mode
Tachometers,
Home/limit switches
19. Feature Overview of MCMs
2 Modes for Motor Control
Mode
Application
PWM mode
DC motors,
Brushless DC (BLDC) motors,
PMSM motors,
AC Induction motors
Hall sensor mode
Hall sensors in BLDC
20. Feature Overview of MCMs
Max. 25MHz, 12-axis Pulse Output
Support Pulse/DIR, CW/CCW, Pulse A/B output
Max. 25MHz, 8-axis 32-bit Encoder Input
Support Pulse/DIR, CW/CCW, Pulse A/B input
Max. 4-axis 3-phase PWM output
Support edge-aligned & center-aligned PWM for
realizing SPWM & SVPWM
24. Main Features of Servo Mode
Configurable Pulse Clock
Arbitrary rational clock between 10Hz ~ 25MHz
Configurable Interpolation Cycle
20 nanosecond ~ 100 second
Channel Synchronization
Allow to begin and stop 32-axis pulse output
simultaneously
25. Main Features of Servo Mode
Output Masking
Allow to mask pulse output anytime by external I/O pins
Implement emergency stop without software effort
Sufficient Interrupt Sources
Interpolation cycle interrupt
Pulse cycle interrupt
User-defined interrupt event
…
26. Encoder Mode of MCM
Encoder
Interface A
Encoder
Interface B
MCM in Encoder Mode
A
B
Z (index)
A
B
Z (index)
rotary
encoder
linear
encoder
27. Main Features of Encoder Mode
Support Pulse/DIR, CW/CCW, Pulse A/B Input
32-bit position counter, max. 25MHz input
Configurable Digital Noise Filters
16-bit noise filter to remove 10ns (min.) ~ 655us (max.)
glitches on every input pin
Allow synchronous & asynchronous filtering of different
pins
28. Main Features of Encoder Mode
Position Compare Function
Z Index & External Trigger Latch
Automatic Input Speed Computation
10ns timer resolution
Sufficient Interrupt Sources
Direction-changing interrupt
Z-index interrupt
…
29. SSI Mode of MCM
SSI Interface A
SSI CLK
SSI DATA
×
SSI Interface B
SSI CLK
SSI DATA
×
MCM in SSI Mode
SSI absolute encoder
30. Main Features of SSI Mode
Configurable SSI Clock
Arbitrary clock between 10Hz ~ 25MHz
Configurable Input Resolution
Support max. 32-bit SSI encoder
Gray-to-Binary Conversion
Data-Format Error Checking
31. Capture Mode of MCM
Digital IN 1
Digital IN 2
Digital IN 3
HOME/LIMIT switch
Capture Interface
Digital IN 4
Digital IN 5
Digital IN 6
Tachometer
MCM in Capture Mode
32. Main Features of Capture Mode
Pulse Width Measure
28-bit timer in 10ns resolution
Programmable Input Trigger
Level trigger
Edge trigger by raising edge, falling edge, or both
One-shot trigger mode & continuous trigger mode
User-defined trigger events
33. Main Features of Capture Mode
Configurable Digital Noise Filters
16-bit noise filter on every input pin
Synchronous & asynchronous filtering of different pins
Sufficient Interrupt Sources
Capture event interrupt
Trigger interrupt
…
36. Main Features of PWM Mode
High-Resolution PWM
32-bit PWM duty & period in 10ns resolution
Configurable Sampling Cycle
1 PWM period ~ 229 PWM periods
Deadband Insertion
Allow to insert 10ns (min.) ~ 160ms (max.) deadband
PWM+
PWM−
deadband
deadband
37. Main Features of PWM Mode
Programmable Fault Output Mask
Mask PWM output in real-time by external fault signals
Allow different fault output for different fault signals
Original
Center-Aligned
PWM output
Fault Signal
Masked
PWM output
fault output
38. Main Features of PWM Mode
Sufficient Interrupt Sources
PWM interrupt
Sampling cycle interrupt
User-defined interrupt event
…
39. Hall Sensor Mode of MCM
Hall Interface A
Hall A
Hall B
Hall C
N
Hall B
Hall B
S
Hall C
Hall A
Hall Interface B
Hall A
Hall B
Hall C
Hall C
N
Hall B
Hall C
Hall A
Hall B
S
Hall A
MCM in Hall Sensor Mode
Hall A
Hall C
40. Main Features of Hall Sensor Mode
Dedicated to BLDC Motor Control
Programmable Commutation Pattern
Commutation Error Checking
Sufficient Interrupt Sources
Commutation interrupt
Input error interrupt
…
42. Software Stack
User
Application
HMI, Motion/Motor Controllers,
Open-Source Toolkit & Reference Designs
Algorithm
Library
DMP Motion/Motor-Control Library
OS Driver
MCM HAL
Hardware
(DOS, WinXP, WinCE, Linux)
Vortex86EX Motion-Control Modules
43. MCM H/W Abstraction Layer (HAL)
Provide a Unified Interface to Access MCMs
MCM mode management
Interrupt management
Low-level register access
Multitasking synchronization
Manipulate MCMs of Different Modes with a
Modular Approach
44. MCM H/W Abstraction Layer (HAL)
DOS Support
Real mode: Turbo C/C++, Borland C/C++
Protected mode: DJGPP, WATCOM C/C++
Windows Support (Work in Progress)
WinXP & WinCE WDM drivers
Real-time driver for RTX
Linux Support (Work in Progress)
Linux 2.6 kernel driver
Real-time driver for RTAI
49. Low-Cost Configurations
x86 & motion interface integrated in a Vortex86EX SoC
make low-cost motion control platforms possible
Vortex86EX
HMI
+ Motion Control
+ Motor Control
Vortex86EX
HMI
+ Motion Control
PWM
IGBT
Pulse A/B, Index
Motor
Encoder
Pulse/DIR
CW/CCW
Pulse A/B
P-cmd
Servo Driver
Pulse A/B, Index
Motor
Encoder
50. High C/P Configuration
Vortex86EX can constitute a high C/P motion control system
with other high-end Vortex86 SoC
Servo Driver
Vortex86DX2
HMI
PCIe Bus
Vortex86EX
Real-Time
Motion Controller
Pulse/DIR
CW/CCW
Pulse A/B
EtherCAT
Mechatrolink
…
Pulse A/B, Index
Motor
Encoder