SlideShare a Scribd company logo
1 of 13
1
Broad-sense Synchronous Circuits
on Partially Ordered Time
2016.12.08 ICAST
Shunji Nishimura
Introduction [1/5]
<existing1> : Synchronous circuits
= with D-FF(Flip-Flop) at feedback-loops :
combinational
circuit
D-FF
input output
state-out
clock
state-in
⇒ widely used and equivalent to state machines
2
Introduction [2/5]
<existing1> : Synchronous circuits
= with D-FF(Flip-Flop) at feedback-loops :
⇒ widely used and equivalent to state machines
3
D-FF
i
o
clk
D-FF
D-FF
i
o
clk
=
combinational circuit
Introduction [3/5]
 From the point of view of “circuit classes”
This <existing1> definition seems too narrow
to be a general circuit class because it employs
the particular element: D-FF.
(What is so special about D-FFs?)
 There is an another definition:
<existing2> : synchronous means that state transitions
are controlled by some signals.
4
Introduction [4/5]
Consider a circuit with a memory at the feedback-loop.
This matches <existing2>. But is it OK to call this synchronous...?
Theoretically, it can refer to any past states on demand, and so
it almost describes a general sequential circuit.
⇒ We don’t call it synchronous.
memory
write
control, address
read
combinational
circuit
input output
state-outstate-in
5
Introduction - summary
 Definition by D-FFs <existing1> ⇒ too narrow
Controlled by some signals <existing2> ⇒ overbroad
 want to find a new definition between these.
This study provides a new definition called
“broad-sense synchronous,” and this
locates between the existing two definitions.
6
Pre-structural Model [1/2]
 Conventional circuit model
 Pre-structural circuit model
f
input output
state-out
time t0
fstate-in
time t1
feedback-delay
input output
f
input output
state-out
time ta
fstate-in
time tb
time ordering
input output
refers to the last time
refers to a past 7
refers to the left
Pre-structural Model [2/2]
 Pre-structural circuit can refer to a past that is
not necessarily the last time.
 A D-FF synchronized cicuit refers to as below:
f f f
latched state
clock
refers to the left
8
Investigation of Referential Maps [1/4]
f
 use a map r (called referential map) to
determine destinations to refer.
f f
t0 t1 t2
r(t1)= t0
r(t2)= t0
 r : time → time 9
Investigation of Referential Maps [2/4]
 D-FF synchronized
clock
 serial D-FF synchronized
clock
: referential map
combinational
circuit
D-FF D-FF
input output
state-out
clock
state-in
combinational
circuit
D-FF
input output
state-out
clock
state-in
10
Investigation of Referential Maps [3/4]
 memory-equipped circuit
t0 t1
control signals
read a state
at t1
write
the state
write
the state
t2 t3
read a state
at t0
11
memory
writeread
combinational
circuit
input output
state-outstate-in
control signals
Investigation of Referential Maps [4/4]
 List of referential maps :
memory-equipped
: time ordering
: referential maps
D-FF synchronized
serial D-FF
synchronized
order-
preserving
not order-
preserving
12
Proposal / Validity
 Proposal:
has an order-preserving referential map
= broad-sense synchronous
 Validity:
1. includes conventional synchronous
⇒ broader concept
2. doesn’t employ any particular element
⇒ not too narrow
3. doesn‘t include memory-equipped
⇒ not overbroad
13

More Related Content

What's hot

Code GPU with CUDA - Device code optimization principle
Code GPU with CUDA - Device code optimization principleCode GPU with CUDA - Device code optimization principle
Code GPU with CUDA - Device code optimization principleMarina Kolpakova
 
Pragmatic Optimization in Modern Programming - Mastering Compiler Optimizations
Pragmatic Optimization in Modern Programming - Mastering Compiler OptimizationsPragmatic Optimization in Modern Programming - Mastering Compiler Optimizations
Pragmatic Optimization in Modern Programming - Mastering Compiler OptimizationsMarina Kolpakova
 
Hierachical structural modeling
Hierachical structural modelingHierachical structural modeling
Hierachical structural modelingdennis gookyi
 
Code GPU with CUDA - Memory Subsystem
Code GPU with CUDA - Memory SubsystemCode GPU with CUDA - Memory Subsystem
Code GPU with CUDA - Memory SubsystemMarina Kolpakova
 
Csa stack
Csa stackCsa stack
Csa stackPCTE
 
Pragmatic Optimization in Modern Programming - Demystifying the Compiler
Pragmatic Optimization in Modern Programming - Demystifying the CompilerPragmatic Optimization in Modern Programming - Demystifying the Compiler
Pragmatic Optimization in Modern Programming - Demystifying the CompilerMarina Kolpakova
 
Cisc vs risc
Cisc vs riscCisc vs risc
Cisc vs riscKumar
 
Control Flow Graphs
Control Flow GraphsControl Flow Graphs
Control Flow Graphsdaimk2020
 
Pragmatic optimization in modern programming - modern computer architecture c...
Pragmatic optimization in modern programming - modern computer architecture c...Pragmatic optimization in modern programming - modern computer architecture c...
Pragmatic optimization in modern programming - modern computer architecture c...Marina Kolpakova
 
Pragmatic Optimization in Modern Programming - Ordering Optimization Approaches
Pragmatic Optimization in Modern Programming - Ordering Optimization ApproachesPragmatic Optimization in Modern Programming - Ordering Optimization Approaches
Pragmatic Optimization in Modern Programming - Ordering Optimization ApproachesMarina Kolpakova
 
Code GPU with CUDA - Optimizing memory and control flow
Code GPU with CUDA - Optimizing memory and control flowCode GPU with CUDA - Optimizing memory and control flow
Code GPU with CUDA - Optimizing memory and control flowMarina Kolpakova
 
Basic blocks and control flow graphs
Basic blocks and control flow graphsBasic blocks and control flow graphs
Basic blocks and control flow graphsTilakpoudel2
 

What's hot (20)

J0166875
J0166875J0166875
J0166875
 
Code GPU with CUDA - Device code optimization principle
Code GPU with CUDA - Device code optimization principleCode GPU with CUDA - Device code optimization principle
Code GPU with CUDA - Device code optimization principle
 
Pragmatic Optimization in Modern Programming - Mastering Compiler Optimizations
Pragmatic Optimization in Modern Programming - Mastering Compiler OptimizationsPragmatic Optimization in Modern Programming - Mastering Compiler Optimizations
Pragmatic Optimization in Modern Programming - Mastering Compiler Optimizations
 
Hierachical structural modeling
Hierachical structural modelingHierachical structural modeling
Hierachical structural modeling
 
Code GPU with CUDA - Memory Subsystem
Code GPU with CUDA - Memory SubsystemCode GPU with CUDA - Memory Subsystem
Code GPU with CUDA - Memory Subsystem
 
Csa stack
Csa stackCsa stack
Csa stack
 
Code GPU with CUDA - SIMT
Code GPU with CUDA - SIMTCode GPU with CUDA - SIMT
Code GPU with CUDA - SIMT
 
Pragmatic Optimization in Modern Programming - Demystifying the Compiler
Pragmatic Optimization in Modern Programming - Demystifying the CompilerPragmatic Optimization in Modern Programming - Demystifying the Compiler
Pragmatic Optimization in Modern Programming - Demystifying the Compiler
 
Cisc vs risc
Cisc vs riscCisc vs risc
Cisc vs risc
 
ARM instruction set
ARM instruction  setARM instruction  set
ARM instruction set
 
Control Flow Graphs
Control Flow GraphsControl Flow Graphs
Control Flow Graphs
 
Coding style for good synthesis
Coding style for good synthesisCoding style for good synthesis
Coding style for good synthesis
 
Pragmatic optimization in modern programming - modern computer architecture c...
Pragmatic optimization in modern programming - modern computer architecture c...Pragmatic optimization in modern programming - modern computer architecture c...
Pragmatic optimization in modern programming - modern computer architecture c...
 
Pragmatic Optimization in Modern Programming - Ordering Optimization Approaches
Pragmatic Optimization in Modern Programming - Ordering Optimization ApproachesPragmatic Optimization in Modern Programming - Ordering Optimization Approaches
Pragmatic Optimization in Modern Programming - Ordering Optimization Approaches
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Code GPU with CUDA - Optimizing memory and control flow
Code GPU with CUDA - Optimizing memory and control flowCode GPU with CUDA - Optimizing memory and control flow
Code GPU with CUDA - Optimizing memory and control flow
 
Control flow Graph
Control flow GraphControl flow Graph
Control flow Graph
 
FIFOPt
FIFOPtFIFOPt
FIFOPt
 
Basic blocks and control flow graphs
Basic blocks and control flow graphsBasic blocks and control flow graphs
Basic blocks and control flow graphs
 
Unit iii mca 1st year
Unit iii mca 1st yearUnit iii mca 1st year
Unit iii mca 1st year
 

Viewers also liked

Analisis de Poblacion para Educación
Analisis de Poblacion para EducaciónAnalisis de Poblacion para Educación
Analisis de Poblacion para Educaciónrompiendoel
 
El lado oscurso de la historia de la educación
El lado oscurso de la historia de la educaciónEl lado oscurso de la historia de la educación
El lado oscurso de la historia de la educaciónUniversidad del Tolima
 
Centro de seguridad
Centro de seguridadCentro de seguridad
Centro de seguridadWISIN1
 
Meet some amazing women who are rocking their startup solo
Meet some amazing women who are rocking their startup soloMeet some amazing women who are rocking their startup solo
Meet some amazing women who are rocking their startup soloRajashree Das
 
Phân tích tình hình tài chính tại công ty cổ phần sách giáo dục tại thành phố...
Phân tích tình hình tài chính tại công ty cổ phần sách giáo dục tại thành phố...Phân tích tình hình tài chính tại công ty cổ phần sách giáo dục tại thành phố...
Phân tích tình hình tài chính tại công ty cổ phần sách giáo dục tại thành phố...https://www.facebook.com/garmentspace
 
Phân tích tình hình tài chính tại công ty cổ phần đầu tư phát triển nhà và đô...
Phân tích tình hình tài chính tại công ty cổ phần đầu tư phát triển nhà và đô...Phân tích tình hình tài chính tại công ty cổ phần đầu tư phát triển nhà và đô...
Phân tích tình hình tài chính tại công ty cổ phần đầu tư phát triển nhà và đô...https://www.facebook.com/garmentspace
 
Keystone Investements Portfolio
Keystone Investements PortfolioKeystone Investements Portfolio
Keystone Investements PortfolioTienie Lindeque
 
Phân tích tình hình tài chính của công ty cổ phần xây dựng và đầu vvmi
Phân tích tình hình tài chính của công ty cổ phần xây dựng và đầu vvmiPhân tích tình hình tài chính của công ty cổ phần xây dựng và đầu vvmi
Phân tích tình hình tài chính của công ty cổ phần xây dựng và đầu vvmihttps://www.facebook.com/garmentspace
 
Pcia Buenos Aires
Pcia  Buenos AiresPcia  Buenos Aires
Pcia Buenos AiresEEM 22
 
Johnson_et-al_2014_Maternal Deaths
Johnson_et-al_2014_Maternal DeathsJohnson_et-al_2014_Maternal Deaths
Johnson_et-al_2014_Maternal DeathsStephanie Johnson
 
Pembentukan per uu (nindya)
Pembentukan per uu (nindya)Pembentukan per uu (nindya)
Pembentukan per uu (nindya)Nandya Guvita
 
Debate de las cualidades humanas
Debate de las cualidades humanasDebate de las cualidades humanas
Debate de las cualidades humanasMonica_INEE
 
Amit Resume DOT-NET
Amit Resume DOT-NETAmit Resume DOT-NET
Amit Resume DOT-NETAmit Kumar
 
How to Make Awesome SlideShares: Tips & Tricks
How to Make Awesome SlideShares: Tips & TricksHow to Make Awesome SlideShares: Tips & Tricks
How to Make Awesome SlideShares: Tips & TricksSlideShare
 
Getting Started With SlideShare
Getting Started With SlideShareGetting Started With SlideShare
Getting Started With SlideShareSlideShare
 

Viewers also liked (20)

Analisis de Poblacion para Educación
Analisis de Poblacion para EducaciónAnalisis de Poblacion para Educación
Analisis de Poblacion para Educación
 
Book
BookBook
Book
 
La alienación en Marx
La alienación en MarxLa alienación en Marx
La alienación en Marx
 
Act3 jmoy
Act3 jmoyAct3 jmoy
Act3 jmoy
 
El lado oscurso de la historia de la educación
El lado oscurso de la historia de la educaciónEl lado oscurso de la historia de la educación
El lado oscurso de la historia de la educación
 
Centro de seguridad
Centro de seguridadCentro de seguridad
Centro de seguridad
 
Meet some amazing women who are rocking their startup solo
Meet some amazing women who are rocking their startup soloMeet some amazing women who are rocking their startup solo
Meet some amazing women who are rocking their startup solo
 
Phân tích tình hình tài chính tại công ty cổ phần sách giáo dục tại thành phố...
Phân tích tình hình tài chính tại công ty cổ phần sách giáo dục tại thành phố...Phân tích tình hình tài chính tại công ty cổ phần sách giáo dục tại thành phố...
Phân tích tình hình tài chính tại công ty cổ phần sách giáo dục tại thành phố...
 
Phân tích tình hình tài chính tại công ty cổ phần đầu tư phát triển nhà và đô...
Phân tích tình hình tài chính tại công ty cổ phần đầu tư phát triển nhà và đô...Phân tích tình hình tài chính tại công ty cổ phần đầu tư phát triển nhà và đô...
Phân tích tình hình tài chính tại công ty cổ phần đầu tư phát triển nhà và đô...
 
Keystone Investements Portfolio
Keystone Investements PortfolioKeystone Investements Portfolio
Keystone Investements Portfolio
 
Phân tích tình hình tài chính của công ty cổ phần xây dựng và đầu vvmi
Phân tích tình hình tài chính của công ty cổ phần xây dựng và đầu vvmiPhân tích tình hình tài chính của công ty cổ phần xây dựng và đầu vvmi
Phân tích tình hình tài chính của công ty cổ phần xây dựng và đầu vvmi
 
Pcia Buenos Aires
Pcia  Buenos AiresPcia  Buenos Aires
Pcia Buenos Aires
 
Johnson_et-al_2014_Maternal Deaths
Johnson_et-al_2014_Maternal DeathsJohnson_et-al_2014_Maternal Deaths
Johnson_et-al_2014_Maternal Deaths
 
Pembentukan per uu (nindya)
Pembentukan per uu (nindya)Pembentukan per uu (nindya)
Pembentukan per uu (nindya)
 
Debate de las cualidades humanas
Debate de las cualidades humanasDebate de las cualidades humanas
Debate de las cualidades humanas
 
ESQUEMAS DEL SISTEMA ENDOCRINO
ESQUEMAS DEL SISTEMA ENDOCRINOESQUEMAS DEL SISTEMA ENDOCRINO
ESQUEMAS DEL SISTEMA ENDOCRINO
 
El sistema endocrino
El sistema endocrinoEl sistema endocrino
El sistema endocrino
 
Amit Resume DOT-NET
Amit Resume DOT-NETAmit Resume DOT-NET
Amit Resume DOT-NET
 
How to Make Awesome SlideShares: Tips & Tricks
How to Make Awesome SlideShares: Tips & TricksHow to Make Awesome SlideShares: Tips & Tricks
How to Make Awesome SlideShares: Tips & Tricks
 
Getting Started With SlideShare
Getting Started With SlideShareGetting Started With SlideShare
Getting Started With SlideShare
 

Similar to Broad-sense Synchronous Circuits on Partially Ordered Time

VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit designtamil arasan
 
Design and Analysis of Second and Third Order PLL at 450MHz
Design and Analysis of Second and Third Order PLL at 450MHzDesign and Analysis of Second and Third Order PLL at 450MHz
Design and Analysis of Second and Third Order PLL at 450MHzVLSICS Design
 
A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...IAEME Publication
 
A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...IAEME Publication
 
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCETEC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCETSeshaVidhyaS
 
Range Extended Second Order Digital Phase Locked Loop
Range Extended Second Order Digital Phase Locked LoopRange Extended Second Order Digital Phase Locked Loop
Range Extended Second Order Digital Phase Locked LoopIDES Editor
 
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerSpur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerIDES Editor
 
Phase-Locked Loop (PLL) and Carrier Synchronization Fuyun Ling_v1.3
Phase-Locked Loop (PLL) and Carrier Synchronization Fuyun Ling_v1.3Phase-Locked Loop (PLL) and Carrier Synchronization Fuyun Ling_v1.3
Phase-Locked Loop (PLL) and Carrier Synchronization Fuyun Ling_v1.3Fuyun Ling
 
Switched capacitor
Switched capacitorSwitched capacitor
Switched capacitorGur Kan
 
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOPDESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOPVLSICS Design
 
DIGITAL ELECTRONICS PPT 1.ppt
DIGITAL ELECTRONICS PPT 1.pptDIGITAL ELECTRONICS PPT 1.ppt
DIGITAL ELECTRONICS PPT 1.pptAmitpaswan23
 
Sequential circuit-flip flops
Sequential circuit-flip flopsSequential circuit-flip flops
Sequential circuit-flip flopsDr Naim R Kidwai
 
sequential circuits
  sequential circuits  sequential circuits
sequential circuitssawsanalraisi
 
Eneett re 24
Eneett re 24Eneett re 24
Eneett re 24srbancha
 

Similar to Broad-sense Synchronous Circuits on Partially Ordered Time (20)

VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit design
 
DLD Chapter-5.pdf
DLD Chapter-5.pdfDLD Chapter-5.pdf
DLD Chapter-5.pdf
 
Design and Analysis of Second and Third Order PLL at 450MHz
Design and Analysis of Second and Third Order PLL at 450MHzDesign and Analysis of Second and Third Order PLL at 450MHz
Design and Analysis of Second and Third Order PLL at 450MHz
 
A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...
 
A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...
 
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCETEC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
 
Range Extended Second Order Digital Phase Locked Loop
Range Extended Second Order Digital Phase Locked LoopRange Extended Second Order Digital Phase Locked Loop
Range Extended Second Order Digital Phase Locked Loop
 
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerSpur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
 
Phase-Locked Loop (PLL) and Carrier Synchronization Fuyun Ling_v1.3
Phase-Locked Loop (PLL) and Carrier Synchronization Fuyun Ling_v1.3Phase-Locked Loop (PLL) and Carrier Synchronization Fuyun Ling_v1.3
Phase-Locked Loop (PLL) and Carrier Synchronization Fuyun Ling_v1.3
 
Switched capacitor
Switched capacitorSwitched capacitor
Switched capacitor
 
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOPDESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
 
DIGITAL ELECTRONICS PPT 1.ppt
DIGITAL ELECTRONICS PPT 1.pptDIGITAL ELECTRONICS PPT 1.ppt
DIGITAL ELECTRONICS PPT 1.ppt
 
Sequential circuit-flip flops
Sequential circuit-flip flopsSequential circuit-flip flops
Sequential circuit-flip flops
 
Ds flip flop
Ds flip flopDs flip flop
Ds flip flop
 
PLL
PLLPLL
PLL
 
publication1
publication1publication1
publication1
 
sequential circuits
  sequential circuits  sequential circuits
sequential circuits
 
Eneett re 24
Eneett re 24Eneett re 24
Eneett re 24
 
J044037073
J044037073J044037073
J044037073
 
Flip flops
Flip flopsFlip flops
Flip flops
 

More from Shunji Nishimura

Approximate-At-Most-k Encoding of SAT for Soft Constraints
Approximate-At-Most-k Encoding of SAT for Soft ConstraintsApproximate-At-Most-k Encoding of SAT for Soft Constraints
Approximate-At-Most-k Encoding of SAT for Soft ConstraintsShunji Nishimura
 
Classification of Sequential Circuits as Causal Functions
Classification of Sequential Circuits as Causal FunctionsClassification of Sequential Circuits as Causal Functions
Classification of Sequential Circuits as Causal FunctionsShunji Nishimura
 
Typing during Lectures as an Alternative for Blackboard Writing
Typing during Lectures as an Alternative for Blackboard WritingTyping during Lectures as an Alternative for Blackboard Writing
Typing during Lectures as an Alternative for Blackboard WritingShunji Nishimura
 
LINE Messaging APIを用いた授業中のクイズ形式問題演習
LINE Messaging APIを用いた授業中のクイズ形式問題演習LINE Messaging APIを用いた授業中のクイズ形式問題演習
LINE Messaging APIを用いた授業中のクイズ形式問題演習Shunji Nishimura
 
Stateless Circuit Model toward a Theorem-proving Hardware Description Language
Stateless Circuit Model toward a Theorem-proving Hardware Description LanguageStateless Circuit Model toward a Theorem-proving Hardware Description Language
Stateless Circuit Model toward a Theorem-proving Hardware Description LanguageShunji Nishimura
 
同期回路の機能的定義による同期概念の形式化
同期回路の機能的定義による同期概念の形式化同期回路の機能的定義による同期概念の形式化
同期回路の機能的定義による同期概念の形式化Shunji Nishimura
 
Theorem-proving Verification of Multi-clock Synchronous Circuits on Multimoda...
Theorem-proving Verification of Multi-clock Synchronous Circuits on Multimoda...Theorem-proving Verification of Multi-clock Synchronous Circuits on Multimoda...
Theorem-proving Verification of Multi-clock Synchronous Circuits on Multimoda...Shunji Nishimura
 
多重様相論理による遅延依存非同期回路の形式検証体系
多重様相論理による遅延依存非同期回路の形式検証体系多重様相論理による遅延依存非同期回路の形式検証体系
多重様相論理による遅延依存非同期回路の形式検証体系Shunji Nishimura
 
定理証明言語によるハードウェア検証
定理証明言語によるハードウェア検証定理証明言語によるハードウェア検証
定理証明言語によるハードウェア検証Shunji Nishimura
 
タイミング制約を含んだ回路記述方式とその意味論
タイミング制約を含んだ回路記述方式とその意味論タイミング制約を含んだ回路記述方式とその意味論
タイミング制約を含んだ回路記述方式とその意味論Shunji Nishimura
 
様相論理によるマルチクロック同期回路の形式検証体系
様相論理によるマルチクロック同期回路の形式検証体系様相論理によるマルチクロック同期回路の形式検証体系
様相論理によるマルチクロック同期回路の形式検証体系Shunji Nishimura
 
同期回路-ステート・マシン対応の一般化
同期回路-ステート・マシン対応の一般化同期回路-ステート・マシン対応の一般化
同期回路-ステート・マシン対応の一般化Shunji Nishimura
 
関数型言語と定理証明
関数型言語と定理証明関数型言語と定理証明
関数型言語と定理証明Shunji Nishimura
 
Agdaで回路設計(をしたい)
Agdaで回路設計(をしたい)Agdaで回路設計(をしたい)
Agdaで回路設計(をしたい)Shunji Nishimura
 

More from Shunji Nishimura (14)

Approximate-At-Most-k Encoding of SAT for Soft Constraints
Approximate-At-Most-k Encoding of SAT for Soft ConstraintsApproximate-At-Most-k Encoding of SAT for Soft Constraints
Approximate-At-Most-k Encoding of SAT for Soft Constraints
 
Classification of Sequential Circuits as Causal Functions
Classification of Sequential Circuits as Causal FunctionsClassification of Sequential Circuits as Causal Functions
Classification of Sequential Circuits as Causal Functions
 
Typing during Lectures as an Alternative for Blackboard Writing
Typing during Lectures as an Alternative for Blackboard WritingTyping during Lectures as an Alternative for Blackboard Writing
Typing during Lectures as an Alternative for Blackboard Writing
 
LINE Messaging APIを用いた授業中のクイズ形式問題演習
LINE Messaging APIを用いた授業中のクイズ形式問題演習LINE Messaging APIを用いた授業中のクイズ形式問題演習
LINE Messaging APIを用いた授業中のクイズ形式問題演習
 
Stateless Circuit Model toward a Theorem-proving Hardware Description Language
Stateless Circuit Model toward a Theorem-proving Hardware Description LanguageStateless Circuit Model toward a Theorem-proving Hardware Description Language
Stateless Circuit Model toward a Theorem-proving Hardware Description Language
 
同期回路の機能的定義による同期概念の形式化
同期回路の機能的定義による同期概念の形式化同期回路の機能的定義による同期概念の形式化
同期回路の機能的定義による同期概念の形式化
 
Theorem-proving Verification of Multi-clock Synchronous Circuits on Multimoda...
Theorem-proving Verification of Multi-clock Synchronous Circuits on Multimoda...Theorem-proving Verification of Multi-clock Synchronous Circuits on Multimoda...
Theorem-proving Verification of Multi-clock Synchronous Circuits on Multimoda...
 
多重様相論理による遅延依存非同期回路の形式検証体系
多重様相論理による遅延依存非同期回路の形式検証体系多重様相論理による遅延依存非同期回路の形式検証体系
多重様相論理による遅延依存非同期回路の形式検証体系
 
定理証明言語によるハードウェア検証
定理証明言語によるハードウェア検証定理証明言語によるハードウェア検証
定理証明言語によるハードウェア検証
 
タイミング制約を含んだ回路記述方式とその意味論
タイミング制約を含んだ回路記述方式とその意味論タイミング制約を含んだ回路記述方式とその意味論
タイミング制約を含んだ回路記述方式とその意味論
 
様相論理によるマルチクロック同期回路の形式検証体系
様相論理によるマルチクロック同期回路の形式検証体系様相論理によるマルチクロック同期回路の形式検証体系
様相論理によるマルチクロック同期回路の形式検証体系
 
同期回路-ステート・マシン対応の一般化
同期回路-ステート・マシン対応の一般化同期回路-ステート・マシン対応の一般化
同期回路-ステート・マシン対応の一般化
 
関数型言語と定理証明
関数型言語と定理証明関数型言語と定理証明
関数型言語と定理証明
 
Agdaで回路設計(をしたい)
Agdaで回路設計(をしたい)Agdaで回路設計(をしたい)
Agdaで回路設計(をしたい)
 

Recently uploaded

原版1:1复刻斯坦福大学毕业证Stanford毕业证留信学历认证
原版1:1复刻斯坦福大学毕业证Stanford毕业证留信学历认证原版1:1复刻斯坦福大学毕业证Stanford毕业证留信学历认证
原版1:1复刻斯坦福大学毕业证Stanford毕业证留信学历认证gwhohjj
 
(办理学位证)韩国汉阳大学毕业证成绩单原版一比一
(办理学位证)韩国汉阳大学毕业证成绩单原版一比一(办理学位证)韩国汉阳大学毕业证成绩单原版一比一
(办理学位证)韩国汉阳大学毕业证成绩单原版一比一C SSS
 
NO1 Qualified Best Black Magic Specialist Near Me Spiritual Healer Powerful L...
NO1 Qualified Best Black Magic Specialist Near Me Spiritual Healer Powerful L...NO1 Qualified Best Black Magic Specialist Near Me Spiritual Healer Powerful L...
NO1 Qualified Best Black Magic Specialist Near Me Spiritual Healer Powerful L...Amil baba
 
Alambagh Call Girl 9548273370 , Call Girls Service Lucknow
Alambagh Call Girl 9548273370 , Call Girls Service LucknowAlambagh Call Girl 9548273370 , Call Girls Service Lucknow
Alambagh Call Girl 9548273370 , Call Girls Service Lucknowmakika9823
 
vip Model Basti Call Girls 9999965857 Call or WhatsApp Now Book
vip Model Basti Call Girls 9999965857 Call or WhatsApp Now Bookvip Model Basti Call Girls 9999965857 Call or WhatsApp Now Book
vip Model Basti Call Girls 9999965857 Call or WhatsApp Now Bookmanojkuma9823
 
定制(USF学位证)旧金山大学毕业证成绩单原版一比一
定制(USF学位证)旧金山大学毕业证成绩单原版一比一定制(USF学位证)旧金山大学毕业证成绩单原版一比一
定制(USF学位证)旧金山大学毕业证成绩单原版一比一ss ss
 
如何办理(UCLA毕业证书)加州大学洛杉矶分校毕业证成绩单留信学历认证原版一比一
如何办理(UCLA毕业证书)加州大学洛杉矶分校毕业证成绩单留信学历认证原版一比一如何办理(UCLA毕业证书)加州大学洛杉矶分校毕业证成绩单留信学历认证原版一比一
如何办理(UCLA毕业证书)加州大学洛杉矶分校毕业证成绩单留信学历认证原版一比一ga6c6bdl
 
如何办理萨省大学毕业证(UofS毕业证)成绩单留信学历认证原版一比一
如何办理萨省大学毕业证(UofS毕业证)成绩单留信学历认证原版一比一如何办理萨省大学毕业证(UofS毕业证)成绩单留信学历认证原版一比一
如何办理萨省大学毕业证(UofS毕业证)成绩单留信学历认证原版一比一ga6c6bdl
 
Papular No 1 Online Istikhara Amil Baba Pakistan Amil Baba In Karachi Amil B...
Papular No 1 Online Istikhara Amil Baba Pakistan  Amil Baba In Karachi Amil B...Papular No 1 Online Istikhara Amil Baba Pakistan  Amil Baba In Karachi Amil B...
Papular No 1 Online Istikhara Amil Baba Pakistan Amil Baba In Karachi Amil B...Authentic No 1 Amil Baba In Pakistan
 
Gaya Call Girls #9907093804 Contact Number Escorts Service Gaya
Gaya Call Girls #9907093804 Contact Number Escorts Service GayaGaya Call Girls #9907093804 Contact Number Escorts Service Gaya
Gaya Call Girls #9907093804 Contact Number Escorts Service Gayasrsj9000
 
萨斯喀彻温大学毕业证学位证成绩单-购买流程
萨斯喀彻温大学毕业证学位证成绩单-购买流程萨斯喀彻温大学毕业证学位证成绩单-购买流程
萨斯喀彻温大学毕业证学位证成绩单-购买流程1k98h0e1
 
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)861c7ca49a02
 
Vip Noida Escorts 9873940964 Greater Noida Escorts Service
Vip Noida Escorts 9873940964 Greater Noida Escorts ServiceVip Noida Escorts 9873940964 Greater Noida Escorts Service
Vip Noida Escorts 9873940964 Greater Noida Escorts Serviceankitnayak356677
 
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCR
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCRReal Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCR
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCRdollysharma2066
 
Call Girls In Paharganj 24/7✡️9711147426✡️ Escorts Service
Call Girls In Paharganj 24/7✡️9711147426✡️ Escorts ServiceCall Girls In Paharganj 24/7✡️9711147426✡️ Escorts Service
Call Girls In Paharganj 24/7✡️9711147426✡️ Escorts Servicejennyeacort
 
如何办理伦敦大学伯贝克学院毕业证(BBK毕业证) 成绩单留信学历认证原版一比一
如何办理伦敦大学伯贝克学院毕业证(BBK毕业证) 成绩单留信学历认证原版一比一如何办理伦敦大学伯贝克学院毕业证(BBK毕业证) 成绩单留信学历认证原版一比一
如何办理伦敦大学伯贝克学院毕业证(BBK毕业证) 成绩单留信学历认证原版一比一ga6c6bdl
 
Call Girls Delhi {Rs-10000 Laxmi Nagar] 9711199012 Whats Up Number
Call Girls Delhi {Rs-10000 Laxmi Nagar] 9711199012 Whats Up NumberCall Girls Delhi {Rs-10000 Laxmi Nagar] 9711199012 Whats Up Number
Call Girls Delhi {Rs-10000 Laxmi Nagar] 9711199012 Whats Up NumberMs Riya
 
定制(UI学位证)爱达荷大学毕业证成绩单原版一比一
定制(UI学位证)爱达荷大学毕业证成绩单原版一比一定制(UI学位证)爱达荷大学毕业证成绩单原版一比一
定制(UI学位证)爱达荷大学毕业证成绩单原版一比一ss ss
 
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...srsj9000
 

Recently uploaded (20)

原版1:1复刻斯坦福大学毕业证Stanford毕业证留信学历认证
原版1:1复刻斯坦福大学毕业证Stanford毕业证留信学历认证原版1:1复刻斯坦福大学毕业证Stanford毕业证留信学历认证
原版1:1复刻斯坦福大学毕业证Stanford毕业证留信学历认证
 
(办理学位证)韩国汉阳大学毕业证成绩单原版一比一
(办理学位证)韩国汉阳大学毕业证成绩单原版一比一(办理学位证)韩国汉阳大学毕业证成绩单原版一比一
(办理学位证)韩国汉阳大学毕业证成绩单原版一比一
 
NO1 Qualified Best Black Magic Specialist Near Me Spiritual Healer Powerful L...
NO1 Qualified Best Black Magic Specialist Near Me Spiritual Healer Powerful L...NO1 Qualified Best Black Magic Specialist Near Me Spiritual Healer Powerful L...
NO1 Qualified Best Black Magic Specialist Near Me Spiritual Healer Powerful L...
 
Alambagh Call Girl 9548273370 , Call Girls Service Lucknow
Alambagh Call Girl 9548273370 , Call Girls Service LucknowAlambagh Call Girl 9548273370 , Call Girls Service Lucknow
Alambagh Call Girl 9548273370 , Call Girls Service Lucknow
 
vip Model Basti Call Girls 9999965857 Call or WhatsApp Now Book
vip Model Basti Call Girls 9999965857 Call or WhatsApp Now Bookvip Model Basti Call Girls 9999965857 Call or WhatsApp Now Book
vip Model Basti Call Girls 9999965857 Call or WhatsApp Now Book
 
定制(USF学位证)旧金山大学毕业证成绩单原版一比一
定制(USF学位证)旧金山大学毕业证成绩单原版一比一定制(USF学位证)旧金山大学毕业证成绩单原版一比一
定制(USF学位证)旧金山大学毕业证成绩单原版一比一
 
如何办理(UCLA毕业证书)加州大学洛杉矶分校毕业证成绩单留信学历认证原版一比一
如何办理(UCLA毕业证书)加州大学洛杉矶分校毕业证成绩单留信学历认证原版一比一如何办理(UCLA毕业证书)加州大学洛杉矶分校毕业证成绩单留信学历认证原版一比一
如何办理(UCLA毕业证书)加州大学洛杉矶分校毕业证成绩单留信学历认证原版一比一
 
如何办理萨省大学毕业证(UofS毕业证)成绩单留信学历认证原版一比一
如何办理萨省大学毕业证(UofS毕业证)成绩单留信学历认证原版一比一如何办理萨省大学毕业证(UofS毕业证)成绩单留信学历认证原版一比一
如何办理萨省大学毕业证(UofS毕业证)成绩单留信学历认证原版一比一
 
Papular No 1 Online Istikhara Amil Baba Pakistan Amil Baba In Karachi Amil B...
Papular No 1 Online Istikhara Amil Baba Pakistan  Amil Baba In Karachi Amil B...Papular No 1 Online Istikhara Amil Baba Pakistan  Amil Baba In Karachi Amil B...
Papular No 1 Online Istikhara Amil Baba Pakistan Amil Baba In Karachi Amil B...
 
Gaya Call Girls #9907093804 Contact Number Escorts Service Gaya
Gaya Call Girls #9907093804 Contact Number Escorts Service GayaGaya Call Girls #9907093804 Contact Number Escorts Service Gaya
Gaya Call Girls #9907093804 Contact Number Escorts Service Gaya
 
萨斯喀彻温大学毕业证学位证成绩单-购买流程
萨斯喀彻温大学毕业证学位证成绩单-购买流程萨斯喀彻温大学毕业证学位证成绩单-购买流程
萨斯喀彻温大学毕业证学位证成绩单-购买流程
 
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)
 
Vip Noida Escorts 9873940964 Greater Noida Escorts Service
Vip Noida Escorts 9873940964 Greater Noida Escorts ServiceVip Noida Escorts 9873940964 Greater Noida Escorts Service
Vip Noida Escorts 9873940964 Greater Noida Escorts Service
 
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCR
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCRReal Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCR
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCR
 
Call Girls In Paharganj 24/7✡️9711147426✡️ Escorts Service
Call Girls In Paharganj 24/7✡️9711147426✡️ Escorts ServiceCall Girls In Paharganj 24/7✡️9711147426✡️ Escorts Service
Call Girls In Paharganj 24/7✡️9711147426✡️ Escorts Service
 
如何办理伦敦大学伯贝克学院毕业证(BBK毕业证) 成绩单留信学历认证原版一比一
如何办理伦敦大学伯贝克学院毕业证(BBK毕业证) 成绩单留信学历认证原版一比一如何办理伦敦大学伯贝克学院毕业证(BBK毕业证) 成绩单留信学历认证原版一比一
如何办理伦敦大学伯贝克学院毕业证(BBK毕业证) 成绩单留信学历认证原版一比一
 
Call Girls Delhi {Rs-10000 Laxmi Nagar] 9711199012 Whats Up Number
Call Girls Delhi {Rs-10000 Laxmi Nagar] 9711199012 Whats Up NumberCall Girls Delhi {Rs-10000 Laxmi Nagar] 9711199012 Whats Up Number
Call Girls Delhi {Rs-10000 Laxmi Nagar] 9711199012 Whats Up Number
 
定制(UI学位证)爱达荷大学毕业证成绩单原版一比一
定制(UI学位证)爱达荷大学毕业证成绩单原版一比一定制(UI学位证)爱达荷大学毕业证成绩单原版一比一
定制(UI学位证)爱达荷大学毕业证成绩单原版一比一
 
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...
 
young call girls in Khanpur,🔝 9953056974 🔝 escort Service
young call girls in  Khanpur,🔝 9953056974 🔝 escort Serviceyoung call girls in  Khanpur,🔝 9953056974 🔝 escort Service
young call girls in Khanpur,🔝 9953056974 🔝 escort Service
 

Broad-sense Synchronous Circuits on Partially Ordered Time

  • 1. 1 Broad-sense Synchronous Circuits on Partially Ordered Time 2016.12.08 ICAST Shunji Nishimura
  • 2. Introduction [1/5] <existing1> : Synchronous circuits = with D-FF(Flip-Flop) at feedback-loops : combinational circuit D-FF input output state-out clock state-in ⇒ widely used and equivalent to state machines 2
  • 3. Introduction [2/5] <existing1> : Synchronous circuits = with D-FF(Flip-Flop) at feedback-loops : ⇒ widely used and equivalent to state machines 3 D-FF i o clk D-FF D-FF i o clk = combinational circuit
  • 4. Introduction [3/5]  From the point of view of “circuit classes” This <existing1> definition seems too narrow to be a general circuit class because it employs the particular element: D-FF. (What is so special about D-FFs?)  There is an another definition: <existing2> : synchronous means that state transitions are controlled by some signals. 4
  • 5. Introduction [4/5] Consider a circuit with a memory at the feedback-loop. This matches <existing2>. But is it OK to call this synchronous...? Theoretically, it can refer to any past states on demand, and so it almost describes a general sequential circuit. ⇒ We don’t call it synchronous. memory write control, address read combinational circuit input output state-outstate-in 5
  • 6. Introduction - summary  Definition by D-FFs <existing1> ⇒ too narrow Controlled by some signals <existing2> ⇒ overbroad  want to find a new definition between these. This study provides a new definition called “broad-sense synchronous,” and this locates between the existing two definitions. 6
  • 7. Pre-structural Model [1/2]  Conventional circuit model  Pre-structural circuit model f input output state-out time t0 fstate-in time t1 feedback-delay input output f input output state-out time ta fstate-in time tb time ordering input output refers to the last time refers to a past 7
  • 8. refers to the left Pre-structural Model [2/2]  Pre-structural circuit can refer to a past that is not necessarily the last time.  A D-FF synchronized cicuit refers to as below: f f f latched state clock refers to the left 8
  • 9. Investigation of Referential Maps [1/4] f  use a map r (called referential map) to determine destinations to refer. f f t0 t1 t2 r(t1)= t0 r(t2)= t0  r : time → time 9
  • 10. Investigation of Referential Maps [2/4]  D-FF synchronized clock  serial D-FF synchronized clock : referential map combinational circuit D-FF D-FF input output state-out clock state-in combinational circuit D-FF input output state-out clock state-in 10
  • 11. Investigation of Referential Maps [3/4]  memory-equipped circuit t0 t1 control signals read a state at t1 write the state write the state t2 t3 read a state at t0 11 memory writeread combinational circuit input output state-outstate-in control signals
  • 12. Investigation of Referential Maps [4/4]  List of referential maps : memory-equipped : time ordering : referential maps D-FF synchronized serial D-FF synchronized order- preserving not order- preserving 12
  • 13. Proposal / Validity  Proposal: has an order-preserving referential map = broad-sense synchronous  Validity: 1. includes conventional synchronous ⇒ broader concept 2. doesn’t employ any particular element ⇒ not too narrow 3. doesn‘t include memory-equipped ⇒ not overbroad 13

Editor's Notes

  1. 1
  2. Synchronous circuits are usually defined as: With D-FF(Flip-Flop) at feedback-loops, as shown here. We call this existing1 definition. A combinational circuit @like this, and D-FF is @here, at the feedback-loop. These circuits are widely-used and equivalent to state machines. This figure is a kind of general form, and describes various circuits such as: (01:36)
  3. On the left side, this circuit is a synchronous circuit, by the exsiting1 definition. Because it is able to redraw as on the right side, and this matches the previous general form. This is an existing1 definition. (02:02)
  4. Here, if we observe from the point of view of “circuit classes,” such as combinational circuits, or sequential circuits, and so on. This existing1 definition seems too narrow to be a general circuit class, because it employs the particular element: D-FF. What is so special about D-FFs? Meanwhile, there is an another definition: existing2, synchronous means that output is controlled by some signals. (02:48)
  5. For this definition, we consider a circuit with a memory at the feedback-loop. A same kind of @cobinational circuit, and a memory @at the feedback-loop. This matches existing2, because state transitions are controlled by these control signals. But is it OK to call this synchronous? Theoretically, it can refer to any past states on demand, and so it almost describes a general sequential circuit. Therefore, we don't call it synchronous. (03:38)
  6. Here is a summary of introduction. About how define synchronous circuit, definition by D-FFs, as existing1, seems too narrow. Controlled by some signals, as existing2, seems overbroad. So, we want to find a new definition between these. This study provides a new definition called "broad-sense synchronous," and this locates between the existing two definitions. (04:25)
  7. To compose a new definition, we adopt a new circuit model, called "pre-structural model." First, we confirm a conventional circuit model. On the right side, the circuit at time t1 generates output by referring to current input, and a @state from previous time. The circuit refers to the last time. On the lower side, pre-structural model is shown. On the right side, the circuit at time tb refers current input and a past state. A past in general but not the last time. (05:25)
  8. Again, pre-structural circuit can refer a past that is not necessarily the last time. For example, a D-FF synchronized circuit refers to as the figure here. At the @clock edge, the state was latched. Next, at @this time, the circuit refers to the latched state. And next, at @this time, the circuit also refers to the latched state. (06:10)
  9. We use a map r, called referential map, to determine destinations to refer to. About the previous example, at time t1, the circuit refers to t0, derives r t1 is equal to t0. At time t2, the it also refers to t0, derives r t2 is equal to t0. Here is the key idea of this study: we investigate these referential maps. Finally, the function type of r is here, time to time. (07:09)
  10. This slide shows two examples. The first one is the previous example: D-FF synchronized circuits. On the right side, as seem earlier, it refers to the @latched states, at clock edges. The second example is serial D-FF synchronized circuit, two D-FFs in series at the feedback-loop. For this circuit, the referential map works as on the right. It refers to the second last states: the @second last, the second last,.. (08:17)
  11. The last example is memory-equipped circuit. Although it depends on the control signals, this figure shows: at t2, the circuit refers to the state at t1. At t3, it refers to t0. This kind of referential map is possible. (08:43)
  12. Here are three referential maps already shown. First, D-FF synchronized, second, serial D-FF synchronized, and the last, memory-equipped. These remind some characteristic on the order. Two from the top preserve time ordering, at least they don't make it upside-down. The last one does not preserve the time ordering. It makes the order upside-down. (09:20)
  13. Finally we propose a new definition: a circuit which has an order-preserving referential map should be called "broad-sense synchronous circuit." The validity is as follows: First, the new definition includes conventional synchronous circuit, thus, broader concept. Secondly, it does not employ any particular element, thus, not too narrow. Finally, it does not include memory-equipped circuit, this not overbroad. That's all. Thank you for listening. (10:11)