This document discusses addressing modes and instruction formats in computers. There are four types of addressing modes - implied, auto increment/decrement, immediate, and indirect. Instruction formats include an opcode and can reference memory, registers, or I/O. Memory reference instructions use direct or indirect addressing, register reference instructions operate on register values, and I/O instructions reference input/output ports. The presentation provides examples and details on how addressing modes and instruction formats work in computer systems.
Memory reference instructions used in computer architecture is well demonstrated with examples. It will probably help you understand each referencing instructions.
What is Instruction format
CPU organisation
Types of instructions
Types of address
Two address instruction
One address instruction
Three address instruction
Stack Organisation
What is a programme
Zero address instruction
In these slides the registration organization and stack organization have discussed in detail. Stack organization is discussed with the aid of animation to let the user understand it in a better and easy way.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.
This is very useful to undarstand the topic COMPUTER INSTRUCTIONS & TIMING & CONTROL in computer system architecture.
Memory reference instructions used in computer architecture is well demonstrated with examples. It will probably help you understand each referencing instructions.
What is Instruction format
CPU organisation
Types of instructions
Types of address
Two address instruction
One address instruction
Three address instruction
Stack Organisation
What is a programme
Zero address instruction
In these slides the registration organization and stack organization have discussed in detail. Stack organization is discussed with the aid of animation to let the user understand it in a better and easy way.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.
This is very useful to undarstand the topic COMPUTER INSTRUCTIONS & TIMING & CONTROL in computer system architecture.
This slide provide the introduction to the computer , instruction formats and their execution, Common Bus System , Instruction Cycle, Hardwired Control Unit and I/O operation and handling of interrupt
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGFrankie Jones
3.1 UNDERSTANDING INSTRUCTION SET AND ASSEMBLY LANGUAGE
3.1.1 Define instruction set,machine and assembly language
3.1.2 Describe features and architectures of various type of microprocessor
3.1.3 Describe the Addressing Modes
3.2 APPLY ASSEMBLY LANGUAGE
3.2.1 Write simple program in assembly language
3.2.2 Tool in analyzing and debugging assembly language program
3 bit is used for opcode part. Memory reference instruction uses 12 bit for addressing part. 1 bit for addressing mode. For direct address most significant bit is set to zero and for indirect address MSB is set to one
Zero address instructions
One address instructions
Two address instructions
Three address instructions
IT does not use any address field in the computational instruction
ADD and MUL instruction don’t use any address field of the stack (set of memory location); however, address field is necessary for PUSH and POP instruction
THE instruction with one address format use only one address field.
IT use accumulator (AC) register for all types of data manipulation
THE instructions with two address format uses two address fields.
Each address field can specify a register or a memory location.
example are: ADD, MOV , CMP, BIS etc.
The various formats for specifying operand are called addressing modes.
Immediate/Implied addressing mode
Register addressing mode
Register Indirect
Auto Increment / Auto decrement
Direct addressing mode
Indirect addressing mode
Relative addressing mode
Index addressing mode
Immediate/Implied addressing mode
Register addressing mode
Register Indirect
Auto Increment / Auto decrement
Direct addressing mode
Indirect addressing mode
Relative addressing mode
Index addressing mode
Base Register addressing mode
Describe the three main addressing modes of the PIC16 architecture di.pdfSALES97
Describe the three main addressing modes of the PIC16 architecture discussed in class. For each
of the modes include two examples. Write a PIC16 assembly program which will accomplish the
following instruction. I just want the section of assembly code which accomplishes this. Make
VAR1 =0x22. VAR1 = 0x42 + (0xF0 AND 0xAA) - (0x12 OR 0x34) Perform the above
calculation by hand, showing all your work in binary.
Solution
2 ans
)
The term addressing modes refers to the way in which the operand of an instruction is specified.
Information contained in the instruction code is the value of the operand or the address of the
result/operand. Following are the main addressing modes that are used on various platforms and
architectures.
1) Immediate Mode
The operand is an immediate value is stored explicitly in the instruction:
Example: SPIM ( opcode dest, source)
li $11, 3 // loads the immediate value of 3 into register $11
li $9, 8 // loads the immediate value of 8 into register $9
Example : (textbook uses instructions type like, opcode source, dest)
move #200, R0; // move immediate value 200 in register R0
2) Index Mode
The address of the operand is obtained by adding to the contents of the general register (called
index register) a constant value. The number of the index register and the constant value are
included in the instruction code. Index Mode is used to access an array whose elements are in
successive memory locations. The content of the instruction code, represents the starting address
of the array and the value of the index register, and the index value of the current element. By
incrementing or decrementing index register different element of the array can be accessed.
Example: SPIM/SAL - Accessing Arrays
3) Indirect Mode
The effective address of the operand is the contents of a register or main memory location,
location whose address appears in the instruction. Indirection is noted by placing the name of the
register or the memory address given in the instruction in parentheses. The register or memory
location that contains the address of the operand is a pointer. When an execution takes place in
such mode, instruction may be told to go to a specific address. Once it\'s there, instead of finding
an operand, it finds an address where the operand is located.
NOTE:
Two memory accesses are required in order to obtain the value of the operand (fetch operand
address and fetch operand value).
Example: (textbook) ADD (A), R0
(address A is embedded in the instruction code and (A) is the operand address = pointer variable)
Example: SPIM - simulating pointers and indirect register addressing
The following \"C\" code:
could be translated into the following assembly code:
Example: SPIM/SAL - - array pointers and indirect register addressing
4) Absolute (Direct) Mode
The address of the operand is embedded in the instruction code.
Example: (SPIM)
5) Register Mode
The name (the number) of the CPU register is embedded in the instruction. The register contai.
Direct and Indirect Address, addressing modes; Arithmetic Logic Units control and data path, data path components, design of ALU and data path, Stack Organization, discussions about RISC versus CISC architectures, controller design; Hardwired and Micro programmed Control
A computer instruction is a binary code that specifies a sequence of micro operations for the computer.
Instruction codes together with data are stored in memory.
The computer reads each instruction from memory and places it in a control register.
The control unit then interprets the binary code of the instruction and proceeds to execute it by issuing a sequence of micro operations.
Palestine last event orientationfvgnh .pptxRaedMohamed3
An EFL lesson about the current events in Palestine. It is intended to be for intermediate students who wish to increase their listening skills through a short lesson in power point.
Unit 8 - Information and Communication Technology (Paper I).pdfThiyagu K
This slides describes the basic concepts of ICT, basics of Email, Emerging Technology and Digital Initiatives in Education. This presentations aligns with the UGC Paper I syllabus.
How to Make a Field invisible in Odoo 17Celine George
It is possible to hide or invisible some fields in odoo. Commonly using “invisible” attribute in the field definition to invisible the fields. This slide will show how to make a field invisible in odoo 17.
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...Levi Shapiro
Letter from the Congress of the United States regarding Anti-Semitism sent June 3rd to MIT President Sally Kornbluth, MIT Corp Chair, Mark Gorenberg
Dear Dr. Kornbluth and Mr. Gorenberg,
The US House of Representatives is deeply concerned by ongoing and pervasive acts of antisemitic
harassment and intimidation at the Massachusetts Institute of Technology (MIT). Failing to act decisively to ensure a safe learning environment for all students would be a grave dereliction of your responsibilities as President of MIT and Chair of the MIT Corporation.
This Congress will not stand idly by and allow an environment hostile to Jewish students to persist. The House believes that your institution is in violation of Title VI of the Civil Rights Act, and the inability or
unwillingness to rectify this violation through action requires accountability.
Postsecondary education is a unique opportunity for students to learn and have their ideas and beliefs challenged. However, universities receiving hundreds of millions of federal funds annually have denied
students that opportunity and have been hijacked to become venues for the promotion of terrorism, antisemitic harassment and intimidation, unlawful encampments, and in some cases, assaults and riots.
The House of Representatives will not countenance the use of federal funds to indoctrinate students into hateful, antisemitic, anti-American supporters of terrorism. Investigations into campus antisemitism by the Committee on Education and the Workforce and the Committee on Ways and Means have been expanded into a Congress-wide probe across all relevant jurisdictions to address this national crisis. The undersigned Committees will conduct oversight into the use of federal funds at MIT and its learning environment under authorities granted to each Committee.
• The Committee on Education and the Workforce has been investigating your institution since December 7, 2023. The Committee has broad jurisdiction over postsecondary education, including its compliance with Title VI of the Civil Rights Act, campus safety concerns over disruptions to the learning environment, and the awarding of federal student aid under the Higher Education Act.
• The Committee on Oversight and Accountability is investigating the sources of funding and other support flowing to groups espousing pro-Hamas propaganda and engaged in antisemitic harassment and intimidation of students. The Committee on Oversight and Accountability is the principal oversight committee of the US House of Representatives and has broad authority to investigate “any matter” at “any time” under House Rule X.
• The Committee on Ways and Means has been investigating several universities since November 15, 2023, when the Committee held a hearing entitled From Ivory Towers to Dark Corners: Investigating the Nexus Between Antisemitism, Tax-Exempt Universities, and Terror Financing. The Committee followed the hearing with letters to those institutions on January 10, 202
Embracing GenAI - A Strategic ImperativePeter Windle
Artificial Intelligence (AI) technologies such as Generative AI, Image Generators and Large Language Models have had a dramatic impact on teaching, learning and assessment over the past 18 months. The most immediate threat AI posed was to Academic Integrity with Higher Education Institutes (HEIs) focusing their efforts on combating the use of GenAI in assessment. Guidelines were developed for staff and students, policies put in place too. Innovative educators have forged paths in the use of Generative AI for teaching, learning and assessments leading to pockets of transformation springing up across HEIs, often with little or no top-down guidance, support or direction.
This Gasta posits a strategic approach to integrating AI into HEIs to prepare staff, students and the curriculum for an evolving world and workplace. We will highlight the advantages of working with these technologies beyond the realm of teaching, learning and assessment by considering prompt engineering skills, industry impact, curriculum changes, and the need for staff upskilling. In contrast, not engaging strategically with Generative AI poses risks, including falling behind peers, missed opportunities and failing to ensure our graduates remain employable. The rapid evolution of AI technologies necessitates a proactive and strategic approach if we are to remain relevant.
A Strategic Approach: GenAI in EducationPeter Windle
Artificial Intelligence (AI) technologies such as Generative AI, Image Generators and Large Language Models have had a dramatic impact on teaching, learning and assessment over the past 18 months. The most immediate threat AI posed was to Academic Integrity with Higher Education Institutes (HEIs) focusing their efforts on combating the use of GenAI in assessment. Guidelines were developed for staff and students, policies put in place too. Innovative educators have forged paths in the use of Generative AI for teaching, learning and assessments leading to pockets of transformation springing up across HEIs, often with little or no top-down guidance, support or direction.
This Gasta posits a strategic approach to integrating AI into HEIs to prepare staff, students and the curriculum for an evolving world and workplace. We will highlight the advantages of working with these technologies beyond the realm of teaching, learning and assessment by considering prompt engineering skills, industry impact, curriculum changes, and the need for staff upskilling. In contrast, not engaging strategically with Generative AI poses risks, including falling behind peers, missed opportunities and failing to ensure our graduates remain employable. The rapid evolution of AI technologies necessitates a proactive and strategic approach if we are to remain relevant.
Acetabularia Information For Class 9 .docxvaibhavrinwa19
Acetabularia acetabulum is a single-celled green alga that in its vegetative state is morphologically differentiated into a basal rhizoid and an axially elongated stalk, which bears whorls of branching hairs. The single diploid nucleus resides in the rhizoid.
Introduction to AI for Nonprofits with Tapp NetworkTechSoup
Dive into the world of AI! Experts Jon Hill and Tareq Monaur will guide you through AI's role in enhancing nonprofit websites and basic marketing strategies, making it easy to understand and apply.
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdfTechSoup
In this webinar you will learn how your organization can access TechSoup's wide variety of product discount and donation programs. From hardware to software, we'll give you a tour of the tools available to help your nonprofit with productivity, collaboration, financial management, donor tracking, security, and more.
Model Attribute Check Company Auto PropertyCeline George
In Odoo, the multi-company feature allows you to manage multiple companies within a single Odoo database instance. Each company can have its own configurations while still sharing common resources such as products, customers, and suppliers.
3. Addressing Modes
Every instruction format contain an opcode i.e
operation code which is required to be implemented
on some data stored in memory or register.
Addressing Modes gives assembly lang. programmer
the flexibility to design a program which are more
effective w.r.t number of instruction.
4. Types of addressing modes
Implied Mode :- Implied addressing is an addressing
mode which specifies no address at all.
EX. CMA - Complement the content of accumulator
• Auto Increment/Decrement Mode :- It helps to
increment the value of register by 1 is called Auto
Increment.
And if it is reduced by 1 is called Auto
Decrement.
5. Immediate Mode
In this instead of address to be specified in instruction
either the operand or the value of operand is been
specified.
6. Direct Addressing Mode
In this mode the address of the data is specified in the
instruction. The data will be in memory. In this
addressing mode, the program instructions and data
can be stored in different memory.
Ex: LDA 5 (Location)
Load accumulator with the value available at
location 5.
7. Indirect Addressing Mode
In indirect addressing mode, the instruction specifies
the name of the register in which the address of the
data is available. Here the data will be in memory and
the address will be in the register pair.
8. Instruction Format
It consist of binary code 0 and 1 group together.
It instruct the computer to perform a specific
operation.
It usually divide into 2 parts :-
Operation code – It ia a group of bits that defines
operation.
Operand – The address of a value contained in a
variable on which opcode can be implemented.
9. Types of Instruction Format
There are 3 types of Instruction Format as follows :
I/O Instruction Format.
Memory Reference Instruction Format.
Register Reference Instruction Format.
10. In an instruction format:
First 12 bits (0-11) specify an address.
Next 3 bits specify operation code (opcode).
Left most bit specify the addressing mode I
I = 0 for direct address
I = 1 for indirect address
11. Memory Reference Instructions
first 12 bits (0-11) specify an address.
The 3 bits utilizes for recognizing the operation code .
The last bit i.e I =0 indicate Direct Address.
I = 1 indicate Indirect Address.
•
12. Register Reference Instructions
First 12 bits (0-11) specify the register operation.
The next three bits equals to 111 specify opcode.
The last mode bit of the instruction is 0.
13. The instruction helps to carry micro-operation on
value in register are :-
1. CLA – Clear AC
2. CLE – Clear content of reg. E
3. CMA – Complement AC
4. SPA – Skip if Positive in AC
5. SNZ – Skip if not Zero
14. I/O Reference Instructions
First 12 bits (0-11) specify the I/O operation.
The next three bits equals to 111 specify opcode.
The last mode bit of the instruction is 1.
15. There are 25 basic computer instruction some are as
follows :-
1. LDA – Load to accumulator
2. STA – Store to accumulator
3. BSA – Branch Save Address
4. ISZ – Increment & skip if zero
5. BUN – Branch unconditing