A review of high-speed pipelined phase accumulator (PA) is proposed in this paper. The detail explanation of ideas, methods and techniques used in previous researches to improve the PA throughput designs were surveyed. The Brent-Kung (BK) adder was modified in this paper to be applied in pipelined PA architecture. A comparison of different adder circuits, includes a modified BK, ripple carry adder (RCA), Kogge-Stone adder (KS) and other prefix adders were applied to architect the PA based on Pipeline technique. The presented pipelined PA design circuit with multiple frequency control word (FCW) and different adders were coded Verilog hardware description language (HDL) code, compiled and verified with field programmable gate array (FPGA) kit platform. The comparison result shows that the modified BK adder has fast performances. The shifted clocking technique is utilized in the proposed pipelined PA circuit to reduce the unwanted repetitive D-flip flop (DFF) registers (coming from the pipeline technique), while preserving the high speed.
Implementation of High Throughput Radix-16 FFT ProcessorIJMER
The extension of radix-4 algorithm to radix-16 to achieve the high throughput of 2.59 giga-samples/s for WPAN’s.We are also reformulating radix-16 algorithm to achieve low-complexity and
low area cost and high performance. Radix-16 FFT is obtained by cascaded the radix -4 butterfly
units. It facilitates low-complexity realization of radix-16 butterfly operation and high operation speed
due to its optimized pipelined structure. Besides, a new three-stage multiplier for twiddle factor
multiplication is also proposed, which has lower area and power consumption than conventional
complex multipliers
This document describes a low power pipelined FFT processor architecture based on the Radix-4 single delay commutator (R4SDC) algorithm. It implements and compares 16, 64, and 256-point FFT architectures using conventional R4SDC, a complex multiplier, and a multiplier-less architecture based on common subexpression technique. For the 16-point FFT, an ordered R4SDC architecture is proposed that reorders coefficients and inputs to minimize switching activity and reduce power consumption compared to the conventional design. Simulation results show the area and power requirements of the different architectural implementations.
A study to Design and comparison of Full Adder using Various TechniquesIOSR Journals
Abstract: Adders is widely used in applications such as digital signal processing (DSP) and microprocessors. In this paper Half adders are simulated and analyzed based on power dissipation, area and speed on 90nm technology using Microwind and Dsch tool. Half Adder is the basic building block in Parallel Feedback Carry Adder (PFCA). Keywords: Full adder, Half adder, PFCA, VLSI
The document provides an overview of Next Generation Synchronous Digital Hierarchy (NG-SDH) which brings together SONET/SDH and Ethernet networks. It discusses how virtual concatenation allows efficient transport of Ethernet and other services over SDH networks by virtually concatenating payloads across multiple containers. Sequence indicators and frame counters are used to distinguish and maintain timing between virtually concatenated members. This overcomes issues with inefficient contiguous concatenation and fixed payload sizes in traditional SDH.
An Efficient High Speed Design of 16-Bit Sparse-Tree RSFQ AdderIJERA Editor
In this paper, we propse 16-bit sparse tree RSFQ adder (Rapid single flux quantam), kogge-stone adder, carry lookahead adder. In general N-bit adders like Ripple carry adder s(slow adders compare to other adders), and carry lookahead adders(area consuming adders) are used in earlier days. But now the most of industries are using parallel prefix adders because of their advantages compare to kogge-stone adder, carry lookahead adder, Our prefix sparse tree adders are faster and area efficient. Parallel prefix adder is a technique for increasing the speed in DSP processor while performing addition. We simulate and synthesis different types of 16-bit sparse tree RSFQ adders using Xilinx ISE10.1i tool, By using these synthesis results, We noted the performance parameters like number of LUT’s and delay. We compare these three adders interms of LUT’s represents area) and delay values.
LTE uses various reference signals to aid communication between base stations and user equipment. Downlink reference signals include cell-specific reference signals (CRS) for equalization and synchronization, channel state information (CSI) reference signals for channel quality reporting, and multicast broadcast single frequency network (MBSFN) reference signals for broadcast transmissions. Uplink reference signals include demodulation reference signals (DMRS) for channel estimation and demodulation of uplink transmissions, and sounding reference signals (SRS) for uplink channel measurements.
High performance pipelined architecture of elliptic curve scalar multiplicati...Ieee Xpert
High performance pipelined architecture of elliptic curve scalar multiplication over gf(2m) High performance pipelined architecture of elliptic curve scalar multiplication over gf(2m) High performance pipelined architecture of elliptic curve scalar multiplication over gf(2m) High performance pipelined architecture of elliptic curve scalar multiplication over gf(2m)
A high performance fir filter architecture for fixed and reconfigurable appli...Ieee Xpert
A high performance fir filter architecture for fixed and reconfigurable applications A high performance fir filter architecture for fixed and reconfigurable applications A high performance fir filter architecture for fixed and reconfigurable applications A high performance fir filter architecture for fixed and reconfigurable applications
Implementation of High Throughput Radix-16 FFT ProcessorIJMER
The extension of radix-4 algorithm to radix-16 to achieve the high throughput of 2.59 giga-samples/s for WPAN’s.We are also reformulating radix-16 algorithm to achieve low-complexity and
low area cost and high performance. Radix-16 FFT is obtained by cascaded the radix -4 butterfly
units. It facilitates low-complexity realization of radix-16 butterfly operation and high operation speed
due to its optimized pipelined structure. Besides, a new three-stage multiplier for twiddle factor
multiplication is also proposed, which has lower area and power consumption than conventional
complex multipliers
This document describes a low power pipelined FFT processor architecture based on the Radix-4 single delay commutator (R4SDC) algorithm. It implements and compares 16, 64, and 256-point FFT architectures using conventional R4SDC, a complex multiplier, and a multiplier-less architecture based on common subexpression technique. For the 16-point FFT, an ordered R4SDC architecture is proposed that reorders coefficients and inputs to minimize switching activity and reduce power consumption compared to the conventional design. Simulation results show the area and power requirements of the different architectural implementations.
A study to Design and comparison of Full Adder using Various TechniquesIOSR Journals
Abstract: Adders is widely used in applications such as digital signal processing (DSP) and microprocessors. In this paper Half adders are simulated and analyzed based on power dissipation, area and speed on 90nm technology using Microwind and Dsch tool. Half Adder is the basic building block in Parallel Feedback Carry Adder (PFCA). Keywords: Full adder, Half adder, PFCA, VLSI
The document provides an overview of Next Generation Synchronous Digital Hierarchy (NG-SDH) which brings together SONET/SDH and Ethernet networks. It discusses how virtual concatenation allows efficient transport of Ethernet and other services over SDH networks by virtually concatenating payloads across multiple containers. Sequence indicators and frame counters are used to distinguish and maintain timing between virtually concatenated members. This overcomes issues with inefficient contiguous concatenation and fixed payload sizes in traditional SDH.
An Efficient High Speed Design of 16-Bit Sparse-Tree RSFQ AdderIJERA Editor
In this paper, we propse 16-bit sparse tree RSFQ adder (Rapid single flux quantam), kogge-stone adder, carry lookahead adder. In general N-bit adders like Ripple carry adder s(slow adders compare to other adders), and carry lookahead adders(area consuming adders) are used in earlier days. But now the most of industries are using parallel prefix adders because of their advantages compare to kogge-stone adder, carry lookahead adder, Our prefix sparse tree adders are faster and area efficient. Parallel prefix adder is a technique for increasing the speed in DSP processor while performing addition. We simulate and synthesis different types of 16-bit sparse tree RSFQ adders using Xilinx ISE10.1i tool, By using these synthesis results, We noted the performance parameters like number of LUT’s and delay. We compare these three adders interms of LUT’s represents area) and delay values.
LTE uses various reference signals to aid communication between base stations and user equipment. Downlink reference signals include cell-specific reference signals (CRS) for equalization and synchronization, channel state information (CSI) reference signals for channel quality reporting, and multicast broadcast single frequency network (MBSFN) reference signals for broadcast transmissions. Uplink reference signals include demodulation reference signals (DMRS) for channel estimation and demodulation of uplink transmissions, and sounding reference signals (SRS) for uplink channel measurements.
High performance pipelined architecture of elliptic curve scalar multiplicati...Ieee Xpert
High performance pipelined architecture of elliptic curve scalar multiplication over gf(2m) High performance pipelined architecture of elliptic curve scalar multiplication over gf(2m) High performance pipelined architecture of elliptic curve scalar multiplication over gf(2m) High performance pipelined architecture of elliptic curve scalar multiplication over gf(2m)
A high performance fir filter architecture for fixed and reconfigurable appli...Ieee Xpert
A high performance fir filter architecture for fixed and reconfigurable applications A high performance fir filter architecture for fixed and reconfigurable applications A high performance fir filter architecture for fixed and reconfigurable applications A high performance fir filter architecture for fixed and reconfigurable applications
Graph based transistor network generation method for supergate designIeee Xpert
Graph based transistor network generation method for supergate design Graph based transistor network generation method for supergate design Graph based transistor network generation method for supergate design Graph based transistor network generation method for supergate design
High performance nb-ldpc decoder with reduction of message exchange Ieee Xpert
High performance nb-ldpc decoder with reduction of message exchange High performance nb-ldpc decoder with reduction of message exchange High performance nb-ldpc decoder with reduction of message exchange High performance nb-ldpc decoder with reduction of message exchange
Mpeg 101 demyst analysis & picture symptoms 20110808 opthexiay
The document discusses MPEG transport streams and the metadata used to identify and associate different types of data within the streams. It explains that MPEG transport streams contain multiple interleaved elementary streams of audio, video, and data identified by packet identifiers (PIDs). Program specific information (PSI) tables and program and system information protocol (PSIP) tables contain metadata that tells decoders which PIDs belong to each program and elementary stream. This allows the decoder to demultiplex and extract the appropriate audio, video, and data from the transport stream for each channel.
The document discusses next generation synchronous digital hierarchy (NGN SDH) and provides an overview of the technology. It notes that traditional SDH networks have limitations in efficiently transporting Ethernet traffic. NGN SDH aims to address this through features like virtual concatenation, which allows flexible and efficient transport of Ethernet services over existing SDH infrastructure.
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
The document discusses the development of 40 Gigabit Ethernet and 100 Gigabit Ethernet standards. It notes that in 2006, the IEEE determined these faster speeds were needed - 40 Gbps for computing and 100 Gbps for network aggregation. The IEEE formed a task force in 2008 to develop these standards. Key aspects included preserving the Ethernet frame format while supporting faster speeds over fiber and copper cable. The physical coding sublayer implements a multilane distribution scheme to help meet engineering challenges, distributing data across multiple "lanes" to support various interface widths.
This document describes the implementation of a QCA binary adder on an FPGA. It begins with background on half adders, full adders, ripple carry adders, and carry look ahead adders. It then discusses existing QCA adder designs and proposes a new design using majority gates, sum, and carry chains with reduced complexity. The document outlines metal, molecular, and magnetic approaches to physically implementing QCA. It compares the proposed design to previous work in terms of cell counts, delay, and power and density. Finally, it provides context on VLSI, Verilog, and the Spartan3E FPGA kit used.
Flexible dsp accelerator architecture exploiting carry save arithmeticIeee Xpert
This document proposes a novel flexible accelerator architecture comprising computational units (FCUs) that can efficiently perform DSP operations using carry-save arithmetic. Each FCU operates directly on carry-save operands and can be configured to perform templates of common DSP operations like multiplication and addition/subtraction. By keeping operands in carry-save format throughout the FCU, intermediate conversions are avoided, improving performance compared to prior approaches. The proposed architecture aims to achieve high computational density while reducing area and power compared to existing inflexible accelerator designs.
The passage discusses the importance of protecting privacy and limiting data collection in the digital age. It notes that large technology companies now collect vast amounts of personal data on users through their devices and online activities. However, unchecked data collection could threaten privacy and enable unanticipated uses of personal information that people did not consent to sharing.
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...IRJET Journal
This document presents a novel architecture for a high-speed inexact speculative adder using carry lookahead adder and Brent Kung adder. The proposed adder splits the critical path into shorter paths using fine-grain pipelining to improve speed. It uses a carry lookahead adder and Brent Kung adder in 4-bit blocks to speculate the carry and calculate sums, with error compensation. The design is implemented using a 5-stage pipeline to further reduce delay. Implementation in MAGIC shows the proposed adder achieves higher speed through optimized pipelining of key components in the speculative and compensation blocks.
Design and implementation of Closed Loop Control of Three Phase Interleaved P...IJMTST Journal
A single-phase, three-level, single-stage power-factor corrected AC/DC converter operated under closed
loop manner is presented. That operates with a single controller to regulate the output voltage and the input
inductor act as a boost inductor to have a single stage power factor correction with good output response. The
paper deals with a new single stage three level ac-dc converter which performs both power factor correction
and voltage regulation in a single stage. The proposed converter has two separate controllers, one for power
factor correction and the other for regulating the output voltage. A comprehensive review of the existing single
stage topologies has been carried out. Then the operating principle, control scheme and the design of the new
converter are presented. The proposed converter is having an input power factor close to unity and better
voltage regulation compared to the conventional ac-dc converter topologies. Proposed topology is evaluated
through Matlab/Simulink platform and simulation results are conferred.
Graph based transistor network generation method for supergate designIeee Xpert
Graph based transistor network generation method for supergate design Graph based transistor network generation method for supergate design Graph based transistor network generation method for supergate design Graph based transistor network generation method for supergate design
High performance nb-ldpc decoder with reduction of message exchange Ieee Xpert
High performance nb-ldpc decoder with reduction of message exchange High performance nb-ldpc decoder with reduction of message exchange High performance nb-ldpc decoder with reduction of message exchange High performance nb-ldpc decoder with reduction of message exchange
Mpeg 101 demyst analysis & picture symptoms 20110808 opthexiay
The document discusses MPEG transport streams and the metadata used to identify and associate different types of data within the streams. It explains that MPEG transport streams contain multiple interleaved elementary streams of audio, video, and data identified by packet identifiers (PIDs). Program specific information (PSI) tables and program and system information protocol (PSIP) tables contain metadata that tells decoders which PIDs belong to each program and elementary stream. This allows the decoder to demultiplex and extract the appropriate audio, video, and data from the transport stream for each channel.
The document discusses next generation synchronous digital hierarchy (NGN SDH) and provides an overview of the technology. It notes that traditional SDH networks have limitations in efficiently transporting Ethernet traffic. NGN SDH aims to address this through features like virtual concatenation, which allows flexible and efficient transport of Ethernet services over existing SDH infrastructure.
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
The document discusses the development of 40 Gigabit Ethernet and 100 Gigabit Ethernet standards. It notes that in 2006, the IEEE determined these faster speeds were needed - 40 Gbps for computing and 100 Gbps for network aggregation. The IEEE formed a task force in 2008 to develop these standards. Key aspects included preserving the Ethernet frame format while supporting faster speeds over fiber and copper cable. The physical coding sublayer implements a multilane distribution scheme to help meet engineering challenges, distributing data across multiple "lanes" to support various interface widths.
This document describes the implementation of a QCA binary adder on an FPGA. It begins with background on half adders, full adders, ripple carry adders, and carry look ahead adders. It then discusses existing QCA adder designs and proposes a new design using majority gates, sum, and carry chains with reduced complexity. The document outlines metal, molecular, and magnetic approaches to physically implementing QCA. It compares the proposed design to previous work in terms of cell counts, delay, and power and density. Finally, it provides context on VLSI, Verilog, and the Spartan3E FPGA kit used.
Flexible dsp accelerator architecture exploiting carry save arithmeticIeee Xpert
This document proposes a novel flexible accelerator architecture comprising computational units (FCUs) that can efficiently perform DSP operations using carry-save arithmetic. Each FCU operates directly on carry-save operands and can be configured to perform templates of common DSP operations like multiplication and addition/subtraction. By keeping operands in carry-save format throughout the FCU, intermediate conversions are avoided, improving performance compared to prior approaches. The proposed architecture aims to achieve high computational density while reducing area and power compared to existing inflexible accelerator designs.
The passage discusses the importance of protecting privacy and limiting data collection in the digital age. It notes that large technology companies now collect vast amounts of personal data on users through their devices and online activities. However, unchecked data collection could threaten privacy and enable unanticipated uses of personal information that people did not consent to sharing.
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...IRJET Journal
This document presents a novel architecture for a high-speed inexact speculative adder using carry lookahead adder and Brent Kung adder. The proposed adder splits the critical path into shorter paths using fine-grain pipelining to improve speed. It uses a carry lookahead adder and Brent Kung adder in 4-bit blocks to speculate the carry and calculate sums, with error compensation. The design is implemented using a 5-stage pipeline to further reduce delay. Implementation in MAGIC shows the proposed adder achieves higher speed through optimized pipelining of key components in the speculative and compensation blocks.
Design and implementation of Closed Loop Control of Three Phase Interleaved P...IJMTST Journal
A single-phase, three-level, single-stage power-factor corrected AC/DC converter operated under closed
loop manner is presented. That operates with a single controller to regulate the output voltage and the input
inductor act as a boost inductor to have a single stage power factor correction with good output response. The
paper deals with a new single stage three level ac-dc converter which performs both power factor correction
and voltage regulation in a single stage. The proposed converter has two separate controllers, one for power
factor correction and the other for regulating the output voltage. A comprehensive review of the existing single
stage topologies has been carried out. Then the operating principle, control scheme and the design of the new
converter are presented. The proposed converter is having an input power factor close to unity and better
voltage regulation compared to the conventional ac-dc converter topologies. Proposed topology is evaluated
through Matlab/Simulink platform and simulation results are conferred.
This document presents the implementation of an optimized floating point adder on an FPGA that follows the IEEE 754-2008 standard for decimal floating point numbers. It uses a densely packed decimal encoding scheme. The design uses a low power equal bypass adder to reduce power consumption and delay. Testing showed the design has a maximum delay of 45ns and operates in a single clock cycle on a Virtex-5 FPGA. The optimized adder design can help reduce power usage in larger floating point arithmetic units.
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGAVLSICS Design
Video Compression is very essential to meet the technological demands such as low power, less memory
and fast transfer rate for different range of devices and for various multimedia applications. Video
compression is primarily achieved by Motion Estimation (ME) process in any video encoder which
contributes to significant compression gain.Sum of Absolute Difference (SAD) is used as distortion metric
in ME process.In this paper, efficient Absolute Difference(AD)circuit is proposed which uses Brent Kung
Adder(BKA) and a comparator based on modified 1’s complement principle and conditional sum adder
scheme. Results shows that proposed architecture reduces delay by 15% and number of slice LUTs by 42
% as compared to conventional architecture. Simulation and synthesis are done on Xilinx ISE 14.2 using
Virtex 7 FPGA.
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGAVLSICS Design
Video Compression is very essential to meet the technological demands such as low power, less memory and fast transfer rate for different range of devices and for various multimedia applications. Video compression is primarily achieved by Motion Estimation (ME) process in any video encoder which contributes to significant compression gain.Sum of Absolute Difference (SAD) is used as distortion metric in ME process.In this paper, efficient Absolute Difference(AD)circuit is proposed which uses Brent Kung Adder(BKA) and a comparator based on modified 1’s complement principle and conditional sum adder scheme. Results shows that proposed architecture reduces delay by 15% and number of slice LUTs by 42 % as compared to conventional architecture. Simulation and synthesis are done on Xilinx ISE 14.2 using Virtex 7 FPGA.
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGAVLSICS Design
Video Compression is very essential to meet the technological demands such as low power, less memory and fast transfer rate for different range of devices and for various multimedia applications. Video compression is primarily achieved by Motion Estimation (ME) process in any video encoder which contributes to significant compression gain.Sum of Absolute Difference (SAD) is used as distortion metric in ME process.In this paper, efficient Absolute Difference(AD)circuit is proposed which uses Brent Kung Adder(BKA) and a comparator based on modified 1’s complement principle and conditional sum adder scheme. Results shows that proposed architecture reduces delay by 15% and number of slice LUTs by 42% as compared to conventional architecture. Simulation and synthesis are done on Xilinx ISE 14.2 using Virtex 7 FPGA.
This document discusses high-speed serial I/O design challenges for chip-to-chip communication systems. As processing power increases, data rates must also increase between chips but electrical channels limit this scaling. Channel loss and reflections distort signals, necessitating equalization techniques. While I/O circuits can achieve high data rates, power constraints also limit scaling. Future optical interconnects may overcome these limitations and fully leverage increased processing bandwidths.
Design a Low Power Flip-Flop Based on a Signal Feed-Through SchemeIRJET Journal
This document describes research on designing a low power flip-flop circuit. It begins by discussing how flip-flops consume a significant portion of power in digital designs. It then reviews several existing flip-flop architectures aimed at reducing power, including conditional discharge, pulsed triggered, and explicit pulsed data close output flip-flops. It proceeds to present a new pulsed flip-flop design based on a signal feed-through scheme to further improve speed and power performance. Finally, it proposes implementing this pulsed flip-flop design using adiabatic logic to achieve over 50% reduction in power compared to other architectures. The performance of the proposed adiabatic pulsed flip-flop design
IRJET- FPGA Implementation of High Speed and Low Power Speculative AdderIRJET Journal
This document presents a design for a high-speed and low-power speculative adder implemented using FPGA. It describes a carry lookahead adder based inexact speculative adder architecture that is further fine-grain pipelined to reduce delay and enhance operating frequency. Implementation of pipelining reduced the delay by up to 6ns compared to the non-pipelined architecture and reduced power by up to 4W. Synthesis and simulation results on FPGA show that the 32-bit pipelined architecture operates at 127.72MHz while consuming 17.634W, 4.235W less than the non-pipelined version. Pipelining and clock gating techniques help improve the speed and power efficiency of
The document compares the performance of 14 different 1-bit full adder cell architectures, including a newly proposed design called AL-31. It finds that while an existing 20-transistor design called TGA has the lowest power-delay product (PDP) when simulated individually, the AL-31 has 10% lower PDP when used in a 32-bit ripple carry adder benchmark. The AL-31 is better suited than the other designs for implementing long word adders like carry skip adders due to its ability to directly provide propagate and generate signals. Simulation results show the relative performance of the adder cells changes when used in the 32-bit benchmark compared to individual simulation, highlighting the need to evaluate designs
Iaetsd pipelined parallel fft architecture through folding transformationIaetsd Iaetsd
This document presents a new VLSI architecture for a real-time pipeline FFT processor using fused floating point operations. It proposes high radix floating point butterflies implemented with two fused operations: a two-term dot product and add-subtract unit. Both discrete and fused radix processors are compared in terms of area. Higher throughput is achieved using a proposed architecture with conflict-free memory access and a new addressing scheme for radix-16 FFT.
This document describes the design of a DS-CDMA transmitter using VHDL and an FPGA. It discusses the design of the transmitter's key components like the PN code generator and BPSK modulator. The PN code generator uses a 16-stage linear feedback shift register with a specific feedback polynomial to generate codes. The transmitter blocks were designed separately in VHDL and then combined and implemented on an FPGA board. The transmitter is capable of transmitting data at rates up to 2 Mbps using a 40 MHz carrier frequency.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
A 8-bit high speed ADC using Intel μP 8085IJERD Editor
An 8-bit ADC Architecture of is proposed, it uses 16 comparators and produces 8-bit digital code in half the time as that of successive approximation technique. In this approach, the analog input range is partitioned into 16 quantization cells, separated by 15 boundary points. A 4-bit binary code 0000 to 1111 is assigned to each cell. The results show that the ADC exhibits a maximum DNL of 0.49LSB and a maximum INL of 0.51LSB.
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085IJERA Editor
The need constantly exists for converters with higher resolution, faster conversion speeds and lower power dissipation. High-speed analog to digital converters (ADC’s) have been based on flash architecture, because all comparators sample the analog input voltage simultaneously, this ADC is thus inherently fast. Unfortunately, flash ADC requires 2N - 1 comparators to convert N bit digital code from an analog sample. This makes flash ADC’s unsuitable for high-resolution applications. This paper demonstrates a simple technique to enhance resolution of flash ADC’s that require as few as 256 comparators for 12-bit conversion. In this approach, the analog input range is partitioned into 256 quantization cells, separated by 255 boundary points. An 8-bit binary code 00000000 to 11111111 is assigned to each cell. A 12-bit flash converter requires 4096 comparators, while proposed technique reduces number of comparator requirements to only 256 for 12- bit conversion. Therefore, this technique is best suitable when high speed combined with high resolution is required. Result of 12-bit prototype is presented.
IRJET- Comparative Study of Implementation of 8-Bit Carry Select Adder us...IRJET Journal
This document presents a comparative study of implementing an 8-bit carry select adder using different circuit technologies. It first describes the basic concepts of full adders, ripple carry adders, carry lookahead adders, and carry select adders. It then proposes designing an 8-bit carry select adder using four-bit carry lookahead adders as the individual stages. The carry lookahead adders are implemented using three styles: static CMOS, dynamic CMOS, and pass transistor logic. Simulation results are shown for generating the propagation and generation terms of a 4-bit carry lookahead adder using pass transistor logic. The document aims to analyze the performance of the 8-bit carry select adder design using different
FPGA Implementation of BIST in OFDM TransceiversIRJET Journal
This document discusses implementing built-in self-test (BIST) circuits in orthogonal frequency-division multiplexing (OFDM) transceivers to measure bit error rate (BER). The proposed BIST circuit uses Reed-Solomon encoding and decoding blocks. Various digital modulation schemes like BPSK, QPSK, and PSK are simulated using the BIST circuit in an OFDM system with additive white Gaussian noise. Simulation results in MATLAB show the BER performance of different modulation schemes, identifying the best scheme with the lowest BER.
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research(IJCER) is an intentional online Journal in English monthly publishing journal. This Journal publish original research work that contributes significantly to further the scientific knowledge in engineering and Technology.
Designing of Adders and Vedic Multiplier using Gate Diffusion InputIRJET Journal
This document discusses the design of adders and Vedic multipliers using Gate Diffusion Input (GDI) logic. GDI logic is introduced as an alternative to traditional CMOS logic for low power VLSI design. Various adders including Ripple Carry Adder, Kogge Stone Adder, and Brent Kung Adder are designed using GDI logic. Vedic multipliers are also designed using the Urdhva-Tiryagbhyam multiplication technique along with the GDI-based adders. Comparative analysis shows that designs using GDI logic have lower power consumption, transistor count, and area compared to equivalent CMOS designs.
This document provides a summary of a progress report on the design of a 3-bit flash analog-to-digital converter (ADC). It describes the architecture and design of a comparator, which acts as a 1-bit ADC, and a 3-bit flash ADC. It also discusses characterization of the ADC's DC performance by measuring differential nonlinearity and integral nonlinearity from histograms. The document covers comparator design techniques, reference voltage generation using diode-connected transistors, and layout of the 3-bit flash ADC.
Similar to Review of high-speed phase accumulator for direct digital frequency synthesizer (20)
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...IJECEIAES
Medical image analysis has witnessed significant advancements with deep learning techniques. In the domain of brain tumor segmentation, the ability to
precisely delineate tumor boundaries from magnetic resonance imaging (MRI)
scans holds profound implications for diagnosis. This study presents an ensemble convolutional neural network (CNN) with transfer learning, integrating
the state-of-the-art Deeplabv3+ architecture with the ResNet18 backbone. The
model is rigorously trained and evaluated, exhibiting remarkable performance
metrics, including an impressive global accuracy of 99.286%, a high-class accuracy of 82.191%, a mean intersection over union (IoU) of 79.900%, a weighted
IoU of 98.620%, and a Boundary F1 (BF) score of 83.303%. Notably, a detailed comparative analysis with existing methods showcases the superiority of
our proposed model. These findings underscore the model’s competence in precise brain tumor localization, underscoring its potential to revolutionize medical
image analysis and enhance healthcare outcomes. This research paves the way
for future exploration and optimization of advanced CNN models in medical
imaging, emphasizing addressing false positives and resource efficiency.
Embedded machine learning-based road conditions and driving behavior monitoringIJECEIAES
Car accident rates have increased in recent years, resulting in losses in human lives, properties, and other financial costs. An embedded machine learning-based system is developed to address this critical issue. The system can monitor road conditions, detect driving patterns, and identify aggressive driving behaviors. The system is based on neural networks trained on a comprehensive dataset of driving events, driving styles, and road conditions. The system effectively detects potential risks and helps mitigate the frequency and impact of accidents. The primary goal is to ensure the safety of drivers and vehicles. Collecting data involved gathering information on three key road events: normal street and normal drive, speed bumps, circular yellow speed bumps, and three aggressive driving actions: sudden start, sudden stop, and sudden entry. The gathered data is processed and analyzed using a machine learning system designed for limited power and memory devices. The developed system resulted in 91.9% accuracy, 93.6% precision, and 92% recall. The achieved inference time on an Arduino Nano 33 BLE Sense with a 32-bit CPU running at 64 MHz is 34 ms and requires 2.6 kB peak RAM and 139.9 kB program flash memory, making it suitable for resource-constrained embedded systems.
Advanced control scheme of doubly fed induction generator for wind turbine us...IJECEIAES
This paper describes a speed control device for generating electrical energy on an electricity network based on the doubly fed induction generator (DFIG) used for wind power conversion systems. At first, a double-fed induction generator model was constructed. A control law is formulated to govern the flow of energy between the stator of a DFIG and the energy network using three types of controllers: proportional integral (PI), sliding mode controller (SMC) and second order sliding mode controller (SOSMC). Their different results in terms of power reference tracking, reaction to unexpected speed fluctuations, sensitivity to perturbations, and resilience against machine parameter alterations are compared. MATLAB/Simulink was used to conduct the simulations for the preceding study. Multiple simulations have shown very satisfying results, and the investigations demonstrate the efficacy and power-enhancing capabilities of the suggested control system.
Neural network optimizer of proportional-integral-differential controller par...IJECEIAES
Wide application of proportional-integral-differential (PID)-regulator in industry requires constant improvement of methods of its parameters adjustment. The paper deals with the issues of optimization of PID-regulator parameters with the use of neural network technology methods. A methodology for choosing the architecture (structure) of neural network optimizer is proposed, which consists in determining the number of layers, the number of neurons in each layer, as well as the form and type of activation function. Algorithms of neural network training based on the application of the method of minimizing the mismatch between the regulated value and the target value are developed. The method of back propagation of gradients is proposed to select the optimal training rate of neurons of the neural network. The neural network optimizer, which is a superstructure of the linear PID controller, allows increasing the regulation accuracy from 0.23 to 0.09, thus reducing the power consumption from 65% to 53%. The results of the conducted experiments allow us to conclude that the created neural superstructure may well become a prototype of an automatic voltage regulator (AVR)-type industrial controller for tuning the parameters of the PID controller.
An improved modulation technique suitable for a three level flying capacitor ...IJECEIAES
This research paper introduces an innovative modulation technique for controlling a 3-level flying capacitor multilevel inverter (FCMLI), aiming to streamline the modulation process in contrast to conventional methods. The proposed
simplified modulation technique paves the way for more straightforward and
efficient control of multilevel inverters, enabling their widespread adoption and
integration into modern power electronic systems. Through the amalgamation of
sinusoidal pulse width modulation (SPWM) with a high-frequency square wave
pulse, this controlling technique attains energy equilibrium across the coupling
capacitor. The modulation scheme incorporates a simplified switching pattern
and a decreased count of voltage references, thereby simplifying the control
algorithm.
A review on features and methods of potential fishing zoneIJECEIAES
This review focuses on the importance of identifying potential fishing zones in seawater for sustainable fishing practices. It explores features like sea surface temperature (SST) and sea surface height (SSH), along with classification methods such as classifiers. The features like SST, SSH, and different classifiers used to classify the data, have been figured out in this review study. This study underscores the importance of examining potential fishing zones using advanced analytical techniques. It thoroughly explores the methodologies employed by researchers, covering both past and current approaches. The examination centers on data characteristics and the application of classification algorithms for classification of potential fishing zones. Furthermore, the prediction of potential fishing zones relies significantly on the effectiveness of classification algorithms. Previous research has assessed the performance of models like support vector machines, naïve Bayes, and artificial neural networks (ANN). In the previous result, the results of support vector machine (SVM) were 97.6% more accurate than naive Bayes's 94.2% to classify test data for fisheries classification. By considering the recent works in this area, several recommendations for future works are presented to further improve the performance of the potential fishing zone models, which is important to the fisheries community.
Electrical signal interference minimization using appropriate core material f...IJECEIAES
As demand for smaller, quicker, and more powerful devices rises, Moore's law is strictly followed. The industry has worked hard to make little devices that boost productivity. The goal is to optimize device density. Scientists are reducing connection delays to improve circuit performance. This helped them understand three-dimensional integrated circuit (3D IC) concepts, which stack active devices and create vertical connections to diminish latency and lower interconnects. Electrical involvement is a big worry with 3D integrates circuits. Researchers have developed and tested through silicon via (TSV) and substrates to decrease electrical wave involvement. This study illustrates a novel noise coupling reduction method using several electrical involvement models. A 22% drop in electrical involvement from wave-carrying to victim TSVs introduces this new paradigm and improves system performance even at higher THz frequencies.
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...IJECEIAES
Climate change's impact on the planet forced the United Nations and governments to promote green energies and electric transportation. The deployments of photovoltaic (PV) and electric vehicle (EV) systems gained stronger momentum due to their numerous advantages over fossil fuel types. The advantages go beyond sustainability to reach financial support and stability. The work in this paper introduces the hybrid system between PV and EV to support industrial and commercial plants. This paper covers the theoretical framework of the proposed hybrid system including the required equation to complete the cost analysis when PV and EV are present. In addition, the proposed design diagram which sets the priorities and requirements of the system is presented. The proposed approach allows setup to advance their power stability, especially during power outages. The presented information supports researchers and plant owners to complete the necessary analysis while promoting the deployment of clean energy. The result of a case study that represents a dairy milk farmer supports the theoretical works and highlights its advanced benefits to existing plants. The short return on investment of the proposed approach supports the paper's novelty approach for the sustainable electrical system. In addition, the proposed system allows for an isolated power setup without the need for a transmission line which enhances the safety of the electrical network
Bibliometric analysis highlighting the role of women in addressing climate ch...IJECEIAES
Fossil fuel consumption increased quickly, contributing to climate change
that is evident in unusual flooding and draughts, and global warming. Over
the past ten years, women's involvement in society has grown dramatically,
and they succeeded in playing a noticeable role in reducing climate change.
A bibliometric analysis of data from the last ten years has been carried out to
examine the role of women in addressing the climate change. The analysis's
findings discussed the relevant to the sustainable development goals (SDGs),
particularly SDG 7 and SDG 13. The results considered contributions made
by women in the various sectors while taking geographic dispersion into
account. The bibliometric analysis delves into topics including women's
leadership in environmental groups, their involvement in policymaking, their
contributions to sustainable development projects, and the influence of
gender diversity on attempts to mitigate climate change. This study's results
highlight how women have influenced policies and actions related to climate
change, point out areas of research deficiency and recommendations on how
to increase role of the women in addressing the climate change and
achieving sustainability. To achieve more successful results, this initiative
aims to highlight the significance of gender equality and encourage
inclusivity in climate change decision-making processes.
Voltage and frequency control of microgrid in presence of micro-turbine inter...IJECEIAES
The active and reactive load changes have a significant impact on voltage
and frequency. In this paper, in order to stabilize the microgrid (MG) against
load variations in islanding mode, the active and reactive power of all
distributed generators (DGs), including energy storage (battery), diesel
generator, and micro-turbine, are controlled. The micro-turbine generator is
connected to MG through a three-phase to three-phase matrix converter, and
the droop control method is applied for controlling the voltage and
frequency of MG. In addition, a method is introduced for voltage and
frequency control of micro-turbines in the transition state from gridconnected mode to islanding mode. A novel switching strategy of the matrix
converter is used for converting the high-frequency output voltage of the
micro-turbine to the grid-side frequency of the utility system. Moreover,
using the switching strategy, the low-order harmonics in the output current
and voltage are not produced, and consequently, the size of the output filter
would be reduced. In fact, the suggested control strategy is load-independent
and has no frequency conversion restrictions. The proposed approach for
voltage and frequency regulation demonstrates exceptional performance and
favorable response across various load alteration scenarios. The suggested
strategy is examined in several scenarios in the MG test systems, and the
simulation results are addressed.
Enhancing battery system identification: nonlinear autoregressive modeling fo...IJECEIAES
Precisely characterizing Li-ion batteries is essential for optimizing their
performance, enhancing safety, and prolonging their lifespan across various
applications, such as electric vehicles and renewable energy systems. This
article introduces an innovative nonlinear methodology for system
identification of a Li-ion battery, employing a nonlinear autoregressive with
exogenous inputs (NARX) model. The proposed approach integrates the
benefits of nonlinear modeling with the adaptability of the NARX structure,
facilitating a more comprehensive representation of the intricate
electrochemical processes within the battery. Experimental data collected
from a Li-ion battery operating under diverse scenarios are employed to
validate the effectiveness of the proposed methodology. The identified
NARX model exhibits superior accuracy in predicting the battery's behavior
compared to traditional linear models. This study underscores the
importance of accounting for nonlinearities in battery modeling, providing
insights into the intricate relationships between state-of-charge, voltage, and
current under dynamic conditions.
Smart grid deployment: from a bibliometric analysis to a surveyIJECEIAES
Smart grids are one of the last decades' innovations in electrical energy.
They bring relevant advantages compared to the traditional grid and
significant interest from the research community. Assessing the field's
evolution is essential to propose guidelines for facing new and future smart
grid challenges. In addition, knowing the main technologies involved in the
deployment of smart grids (SGs) is important to highlight possible
shortcomings that can be mitigated by developing new tools. This paper
contributes to the research trends mentioned above by focusing on two
objectives. First, a bibliometric analysis is presented to give an overview of
the current research level about smart grid deployment. Second, a survey of
the main technological approaches used for smart grid implementation and
their contributions are highlighted. To that effect, we searched the Web of
Science (WoS), and the Scopus databases. We obtained 5,663 documents
from WoS and 7,215 from Scopus on smart grid implementation or
deployment. With the extraction limitation in the Scopus database, 5,872 of
the 7,215 documents were extracted using a multi-step process. These two
datasets have been analyzed using a bibliometric tool called bibliometrix.
The main outputs are presented with some recommendations for future
research.
Use of analytical hierarchy process for selecting and prioritizing islanding ...IJECEIAES
One of the problems that are associated to power systems is islanding
condition, which must be rapidly and properly detected to prevent any
negative consequences on the system's protection, stability, and security.
This paper offers a thorough overview of several islanding detection
strategies, which are divided into two categories: classic approaches,
including local and remote approaches, and modern techniques, including
techniques based on signal processing and computational intelligence.
Additionally, each approach is compared and assessed based on several
factors, including implementation costs, non-detected zones, declining
power quality, and response times using the analytical hierarchy process
(AHP). The multi-criteria decision-making analysis shows that the overall
weight of passive methods (24.7%), active methods (7.8%), hybrid methods
(5.6%), remote methods (14.5%), signal processing-based methods (26.6%),
and computational intelligent-based methods (20.8%) based on the
comparison of all criteria together. Thus, it can be seen from the total weight
that hybrid approaches are the least suitable to be chosen, while signal
processing-based methods are the most appropriate islanding detection
method to be selected and implemented in power system with respect to the
aforementioned factors. Using Expert Choice software, the proposed
hierarchy model is studied and examined.
Enhancing of single-stage grid-connected photovoltaic system using fuzzy logi...IJECEIAES
The power generated by photovoltaic (PV) systems is influenced by
environmental factors. This variability hampers the control and utilization of
solar cells' peak output. In this study, a single-stage grid-connected PV
system is designed to enhance power quality. Our approach employs fuzzy
logic in the direct power control (DPC) of a three-phase voltage source
inverter (VSI), enabling seamless integration of the PV connected to the
grid. Additionally, a fuzzy logic-based maximum power point tracking
(MPPT) controller is adopted, which outperforms traditional methods like
incremental conductance (INC) in enhancing solar cell efficiency and
minimizing the response time. Moreover, the inverter's real-time active and
reactive power is directly managed to achieve a unity power factor (UPF).
The system's performance is assessed through MATLAB/Simulink
implementation, showing marked improvement over conventional methods,
particularly in steady-state and varying weather conditions. For solar
irradiances of 500 and 1,000 W/m2
, the results show that the proposed
method reduces the total harmonic distortion (THD) of the injected current
to the grid by approximately 46% and 38% compared to conventional
methods, respectively. Furthermore, we compare the simulation results with
IEEE standards to evaluate the system's grid compatibility.
Enhancing photovoltaic system maximum power point tracking with fuzzy logic-b...IJECEIAES
Photovoltaic systems have emerged as a promising energy resource that
caters to the future needs of society, owing to their renewable, inexhaustible,
and cost-free nature. The power output of these systems relies on solar cell
radiation and temperature. In order to mitigate the dependence on
atmospheric conditions and enhance power tracking, a conventional
approach has been improved by integrating various methods. To optimize
the generation of electricity from solar systems, the maximum power point
tracking (MPPT) technique is employed. To overcome limitations such as
steady-state voltage oscillations and improve transient response, two
traditional MPPT methods, namely fuzzy logic controller (FLC) and perturb
and observe (P&O), have been modified. This research paper aims to
simulate and validate the step size of the proposed modified P&O and FLC
techniques within the MPPT algorithm using MATLAB/Simulink for
efficient power tracking in photovoltaic systems.
Adaptive synchronous sliding control for a robot manipulator based on neural ...IJECEIAES
Robot manipulators have become important equipment in production lines, medical fields, and transportation. Improving the quality of trajectory tracking for
robot hands is always an attractive topic in the research community. This is a
challenging problem because robot manipulators are complex nonlinear systems
and are often subject to fluctuations in loads and external disturbances. This
article proposes an adaptive synchronous sliding control scheme to improve trajectory tracking performance for a robot manipulator. The proposed controller
ensures that the positions of the joints track the desired trajectory, synchronize
the errors, and significantly reduces chattering. First, the synchronous tracking
errors and synchronous sliding surfaces are presented. Second, the synchronous
tracking error dynamics are determined. Third, a robust adaptive control law is
designed,the unknown components of the model are estimated online by the neural network, and the parameters of the switching elements are selected by fuzzy
logic. The built algorithm ensures that the tracking and approximation errors
are ultimately uniformly bounded (UUB). Finally, the effectiveness of the constructed algorithm is demonstrated through simulation and experimental results.
Simulation and experimental results show that the proposed controller is effective with small synchronous tracking errors, and the chattering phenomenon is
significantly reduced.
Remote field-programmable gate array laboratory for signal acquisition and de...IJECEIAES
A remote laboratory utilizing field-programmable gate array (FPGA) technologies enhances students’ learning experience anywhere and anytime in embedded system design. Existing remote laboratories prioritize hardware access and visual feedback for observing board behavior after programming, neglecting comprehensive debugging tools to resolve errors that require internal signal acquisition. This paper proposes a novel remote embeddedsystem design approach targeting FPGA technologies that are fully interactive via a web-based platform. Our solution provides FPGA board access and debugging capabilities beyond the visual feedback provided by existing remote laboratories. We implemented a lab module that allows users to seamlessly incorporate into their FPGA design. The module minimizes hardware resource utilization while enabling the acquisition of a large number of data samples from the signal during the experiments by adaptively compressing the signal prior to data transmission. The results demonstrate an average compression ratio of 2.90 across three benchmark signals, indicating efficient signal acquisition and effective debugging and analysis. This method allows users to acquire more data samples than conventional methods. The proposed lab allows students to remotely test and debug their designs, bridging the gap between theory and practice in embedded system design.
Detecting and resolving feature envy through automated machine learning and m...IJECEIAES
Efficiently identifying and resolving code smells enhances software project quality. This paper presents a novel solution, utilizing automated machine learning (AutoML) techniques, to detect code smells and apply move method refactoring. By evaluating code metrics before and after refactoring, we assessed its impact on coupling, complexity, and cohesion. Key contributions of this research include a unique dataset for code smell classification and the development of models using AutoGluon for optimal performance. Furthermore, the study identifies the top 20 influential features in classifying feature envy, a well-known code smell, stemming from excessive reliance on external classes. We also explored how move method refactoring addresses feature envy, revealing reduced coupling and complexity, and improved cohesion, ultimately enhancing code quality. In summary, this research offers an empirical, data-driven approach, integrating AutoML and move method refactoring to optimize software project quality. Insights gained shed light on the benefits of refactoring on code quality and the significance of specific features in detecting feature envy. Future research can expand to explore additional refactoring techniques and a broader range of code metrics, advancing software engineering practices and standards.
Smart monitoring technique for solar cell systems using internet of things ba...IJECEIAES
Rapidly and remotely monitoring and receiving the solar cell systems status parameters, solar irradiance, temperature, and humidity, are critical issues in enhancement their efficiency. Hence, in the present article an improved smart prototype of internet of things (IoT) technique based on embedded system through NodeMCU ESP8266 (ESP-12E) was carried out experimentally. Three different regions at Egypt; Luxor, Cairo, and El-Beheira cities were chosen to study their solar irradiance profile, temperature, and humidity by the proposed IoT system. The monitoring data of solar irradiance, temperature, and humidity were live visualized directly by Ubidots through hypertext transfer protocol (HTTP) protocol. The measured solar power radiation in Luxor, Cairo, and El-Beheira ranged between 216-1000, 245-958, and 187-692 W/m 2 respectively during the solar day. The accuracy and rapidity of obtaining monitoring results using the proposed IoT system made it a strong candidate for application in monitoring solar cell systems. On the other hand, the obtained solar power radiation results of the three considered regions strongly candidate Luxor and Cairo as suitable places to build up a solar cells system station rather than El-Beheira.
An efficient security framework for intrusion detection and prevention in int...IJECEIAES
Over the past few years, the internet of things (IoT) has advanced to connect billions of smart devices to improve quality of life. However, anomalies or malicious intrusions pose several security loopholes, leading to performance degradation and threat to data security in IoT operations. Thereby, IoT security systems must keep an eye on and restrict unwanted events from occurring in the IoT network. Recently, various technical solutions based on machine learning (ML) models have been derived towards identifying and restricting unwanted events in IoT. However, most ML-based approaches are prone to miss-classification due to inappropriate feature selection. Additionally, most ML approaches applied to intrusion detection and prevention consider supervised learning, which requires a large amount of labeled data to be trained. Consequently, such complex datasets are impossible to source in a large network like IoT. To address this problem, this proposed study introduces an efficient learning mechanism to strengthen the IoT security aspects. The proposed algorithm incorporates supervised and unsupervised approaches to improve the learning models for intrusion detection and mitigation. Compared with the related works, the experimental outcome shows that the model performs well in a benchmark dataset. It accomplishes an improved detection accuracy of approximately 99.21%.
Introduction- e - waste – definition - sources of e-waste– hazardous substances in e-waste - effects of e-waste on environment and human health- need for e-waste management– e-waste handling rules - waste minimization techniques for managing e-waste – recycling of e-waste - disposal treatment methods of e- waste – mechanism of extraction of precious metal from leaching solution-global Scenario of E-waste – E-waste in India- case studies.
International Conference on NLP, Artificial Intelligence, Machine Learning an...gerogepatton
International Conference on NLP, Artificial Intelligence, Machine Learning and Applications (NLAIM 2024) offers a premier global platform for exchanging insights and findings in the theory, methodology, and applications of NLP, Artificial Intelligence, Machine Learning, and their applications. The conference seeks substantial contributions across all key domains of NLP, Artificial Intelligence, Machine Learning, and their practical applications, aiming to foster both theoretical advancements and real-world implementations. With a focus on facilitating collaboration between researchers and practitioners from academia and industry, the conference serves as a nexus for sharing the latest developments in the field.
6th International Conference on Machine Learning & Applications (CMLA 2024)ClaraZara1
6th International Conference on Machine Learning & Applications (CMLA 2024) will provide an excellent international forum for sharing knowledge and results in theory, methodology and applications of on Machine Learning & Applications.
Using recycled concrete aggregates (RCA) for pavements is crucial to achieving sustainability. Implementing RCA for new pavement can minimize carbon footprint, conserve natural resources, reduce harmful emissions, and lower life cycle costs. Compared to natural aggregate (NA), RCA pavement has fewer comprehensive studies and sustainability assessments.
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesChristina Lin
Traditionally, dealing with real-time data pipelines has involved significant overhead, even for straightforward tasks like data transformation or masking. However, in this talk, we’ll venture into the dynamic realm of WebAssembly (WASM) and discover how it can revolutionize the creation of stateless streaming pipelines within a Kafka (Redpanda) broker. These pipelines are adept at managing low-latency, high-data-volume scenarios.
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSIJNSA Journal
The smart irrigation system represents an innovative approach to optimize water usage in agricultural and landscaping practices. The integration of cutting-edge technologies, including sensors, actuators, and data analysis, empowers this system to provide accurate monitoring and control of irrigation processes by leveraging real-time environmental conditions. The main objective of a smart irrigation system is to optimize water efficiency, minimize expenses, and foster the adoption of sustainable water management methods. This paper conducts a systematic risk assessment by exploring the key components/assets and their functionalities in the smart irrigation system. The crucial role of sensors in gathering data on soil moisture, weather patterns, and plant well-being is emphasized in this system. These sensors enable intelligent decision-making in irrigation scheduling and water distribution, leading to enhanced water efficiency and sustainable water management practices. Actuators enable automated control of irrigation devices, ensuring precise and targeted water delivery to plants. Additionally, the paper addresses the potential threat and vulnerabilities associated with smart irrigation systems. It discusses limitations of the system, such as power constraints and computational capabilities, and calculates the potential security risks. The paper suggests possible risk treatment methods for effective secure system operation. In conclusion, the paper emphasizes the significant benefits of implementing smart irrigation systems, including improved water conservation, increased crop yield, and reduced environmental impact. Additionally, based on the security analysis conducted, the paper recommends the implementation of countermeasures and security approaches to address vulnerabilities and ensure the integrity and reliability of the system. By incorporating these measures, smart irrigation technology can revolutionize water management practices in agriculture, promoting sustainability, resource efficiency, and safeguarding against potential security threats.
Low power architecture of logic gates using adiabatic techniquesnooriasukmaningtyas
The growing significance of portable systems to limit power consumption in ultra-large-scale-integration chips of very high density, has recently led to rapid and inventive progresses in low-power design. The most effective technique is adiabatic logic circuit design in energy-efficient hardware. This paper presents two adiabatic approaches for the design of low power circuits, modified positive feedback adiabatic logic (modified PFAL) and the other is direct current diode based positive feedback adiabatic logic (DC-DB PFAL). Logic gates are the preliminary components in any digital circuit design. By improving the performance of basic gates, one can improvise the whole system performance. In this paper proposed circuit design of the low power architecture of OR/NOR, AND/NAND, and XOR/XNOR gates are presented using the said approaches and their results are analyzed for powerdissipation, delay, power-delay-product and rise time and compared with the other adiabatic techniques along with the conventional complementary metal oxide semiconductor (CMOS) designs reported in the literature. It has been found that the designs with DC-DB PFAL technique outperform with the percentage improvement of 65% for NOR gate and 7% for NAND gate and 34% for XNOR gate over the modified PFAL techniques at 10 MHz respectively.
A review on techniques and modelling methodologies used for checking electrom...nooriasukmaningtyas
The proper function of the integrated circuit (IC) in an inhibiting electromagnetic environment has always been a serious concern throughout the decades of revolution in the world of electronics, from disjunct devices to today’s integrated circuit technology, where billions of transistors are combined on a single chip. The automotive industry and smart vehicles in particular, are confronting design issues such as being prone to electromagnetic interference (EMI). Electronic control devices calculate incorrect outputs because of EMI and sensors give misleading values which can prove fatal in case of automotives. In this paper, the authors have non exhaustively tried to review research work concerned with the investigation of EMI in ICs and prediction of this EMI using various modelling methodologies and measurement setups.
2. Int J Elec & Comp Eng ISSN: 2088-8708
Review of high-speed phase accumulator for direct digital frequency… (Abdulkareem Dawah Abbas)
4009
The phase output values steadily incrementally growth in the phase of (0: 2N
-1) with every timing
pulse. The phase accumulator output can be clarified as a phase wheel in the direct digital frequency
synthesizer (DDFS). It is used to represent the phase to amplitude converter (PAC) of the DDFS. The PAC
digital values (also called read only memory (ROM)) are addressed regarding to the desired increment phase
angle. The digital phase wheel is shown in Figure 2. The phase angle incrementally jumping with constant
speed around the wheel of (0-360). One complete phase wheel cycle produces a digital sine wave in the range
of (0-2 π). This research addressed several approaches and techniques that able to generate fast PA
throughput as well high-frequency resolution.
M
Jump
size
0000---000
1111---111
Figure 2. Digital phase wheel
2. PIPELINIED PHASE ACCUMULATOR DESIGN
PA circuit is the component that used to provide the digital output values. The PA speed
performance contributes the DDFS system. Pipeline technique is a basic technique that used to enhance
the accumulator speed, this coming by splitting the main unit into a number of sequentially subs-units [1].
Pipelined PA can be classified into two types, namely; pipelined PA circuit with a single bit-layer, and with
group of bit-layer of registers-adders. The block circuit diagram in Figure 3 shows the pipelined phase
accumulator with single-bit layer. The mono-bit pipelined phase accumulator is used in the DDFS circuit
with small PA input bits (<11-bit). As an example, in [2-4], this technique is applied to produce 9-, 12-,
and 8-bit pipelined PA respectively.
M
M -1
DFF-
Reg
DFF-
Reg
M
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
DFF-
Reg
Figure 3. Bloch circuit diagram of pipelined phase accumulator with single-bit layer
3. ISSN: 2088-8708
Int J Elec & Comp Eng, Vol. 10, No. 4, August 2020 : 4008 - 4014
4010
Another pipelined technique without pre-skewing registers in the pipelining levels is used in [5] to
construct 12-bit PA. In addition to the XOR gates, a different types of speed registers are to complement
the most-significant bits (MSB) values. A new pipelined PA is applied in [6] with 9-bit input. In this design,
the 8-bit phase output can be obtained by complementing the high (9-th) most significant bit (MSB) to
provide the output values. The benefit of the proposed pipelining technique with single-bit adder is clearly
increasing the speed performance. However, this benefit accompanied by increasing the DFF registers which
lead to increases the power consumption. The DDFS frequency resolution is depended on the frequency
operating speed and the input bits’ number (N) of the PA.
𝐹𝑅𝑒𝑠 =
𝐹 𝑐𝑙𝑘
2 𝑁 (1)
As shown in (1) shows that the DDFS resolution is calculated by the operating speed and the binary
input bits N. As shown in (1) describes that the frequency resolution much better as much as the input bits
larger. Due to that, the designers choose accumulators with a large bits input (24-32) bits to obtain the desired
frequency resolution for the DDFS system.
As we mentioned earlier, pipelining technique is a suitable technique for designing the fast
accumulator. A using of large frequency control input bit for the pipelined PA required a group-bit stage
register-adder to accomplish the suitable phase accumulator. The circuit diagram of pipelined PA with
multi-bit layer is shown in Figure 4.
M
M
M
Reg
M-bit
Reg
M-bit
Reg
M-bit
Reg
M-bit
Reg
Reg
M-bit
Reg
M-bit
Reg
M-bit
Reg
M-bit
Reg
M-bit
Reg
M-bit
Reg
M-bit
Reg
M-bit
Reg
M-bit
Reg
M-bit
Reg
Figure 4. Pipelined PA circuit diagram with the multi-bit layers
An example of a large bit input is applied in [7] by Yong S. Kim to implement the pipelined PA
with 32-bit. The presented design is used to achieve high-speed, as well high accuracy resolution. The clock
partition approach is applied to reduce the DFF registers. This technique is used in [8] to architect pipelining
PA with unequal pipelining stages (12-7-7-6 bits). The lower stage has been chosen with the high bit (12-bit),
in order to avoid the growth of repetitive registers in the higher pipelined PA layers.
The phase jitter technique was applied in the classical pipelined PA circuit with 32-bit in [9].
Because it is the large bits input is used to enhance the DDFS resolution, therefore, PA output is truncated to
the appropriate bit numbers that required to address the ROM phase angle. The suggested phase jitter
injection is used to reduce the truncation error of DDFS output.
A new technique is used to design the 24- and 32-bit of pipelined PA in [10, 11] respectively, to
minimize the DFF registers. The comparator block consists of OR and XOR gates detects the change in FCW
and enable the output signal to the loading generator. The circuit diagram of the proposed technique is shown
in Figure 5. The figure describes how is the first column LD0 be activated by the loading signal,
the other (LD1-LD6) loading signals were being activated sequentially. Applying the proposed technique in
the PA circuit can improve speed, and resolution a with minimum DFF registers.
4. Int J Elec & Comp Eng ISSN: 2088-8708
Review of high-speed phase accumulator for direct digital frequency… (Abdulkareem Dawah Abbas)
4011
DFF DFFDFFDFFDFFDFF
SR
LUCH
D input
D-1
24
ENA
LD0 LD1 LD2 LD3 LD4 LD5 LD6
LD6
LD1
Shift bit Reg.
Data comparator
Figure 5. Block circuit diagram of Loading signal generator[10]
3. PHASE ACCUMULATOR DESIGN BASED ON FAST ADDERS
A well-known that adder play a major role in increasing the PA speed. The conventional ripple carry
adder (RCA) is the most used adder for the DDFS system. As an example, A single-bit adder in [12], is used
to implement the 24-bit DDFS system with a minimum DFF registers. Carry look-ahead adder (CLA) defines
as a sample of the widely used fast adder. This adder (CLA) is used in [13] ] with groups of 3-bit adder in
two levels to design 9-bit PA. The CLA small group blocks are applied to avoid the circuit complexity.
C Ekroot and S Long are used the 4-bit CLA circuit adder in [14], to design the 16-bit PA and enhance
the DDFS performances.
A known that prefix adders defines as a fast adder and used for binary addition in the PA design [15]
for fast computations. The prefix concept defines as follows: The addition of several bit can be achieved as
a time. The first level of the prefix adder circuit consists of AND and XOR gates, as a propagate (p),
and generate (g) functions respectively. Figure 6 shows the circuit diagram of the prefix adder. A number
of adders have been designed based on the prefix concept and used for binary addition in the phase
accumulator designs. An example of these adders, as KS [16], Sklanski (SK) [17], Brent-Kunt (BK) [18],
and Beaumont-Smith (BS) adder [19].
g pg pg pg p
X(n-1) y(n-1) x1 y1
x0 y0
Cin
Sn S2
S1 S0
Cout
xn yn
Figure 6. The prefix adder circuit
3.1. Modified brent kung (BK) adder
The architectures of 8-, 12-, or 24-bit of the Brent-Kung adder is available in blocks. The designers
can use the BK block circuits as a fast adder. Pipelined PA requires the adder with carry in-out that
sequentially pass through the accumulator stages. Due to that, a modification has been applied on the first bit
adder in order to be compatible for pipelining procedure design.
R. Zimmermann in [20] was explained the prefix addition algorithm. Based on the explanation
and [21], the BK adder in this review is modified to be suitable for using in the pipelined PA circuit in [22].
Figure 7 shows the modified BK adder circuit diagram. The figure describes the modification is done by
removing g0 logic gate and insert a 2:1 multiplexer [23]. PO is used as a control selector of the multiplexer
inputs X0 and Cin.
5. ISSN: 2088-8708
Int J Elec & Comp Eng, Vol. 10, No. 4, August 2020 : 4008 - 4014
4012
XOR
&
+
&&
XORXOR
+
&
+
Cout S7 S6 S5 S4 S3 S2 S1 S0
C in
M1
C4
C2
p3g3 p2g2 p1g1 p0
X
C1
X0
XOR+
C1
p.g p.g p.g
C3 cin
&
+
+
&
C
p4g4
p.g
p5g5
p.g
&
+
+
&
&
5
p6g6
p.g
M2
+
&
C7
C6
p7g7
p.g
&
x7 y7 --------
--
x6 y6 x0 y0
XOR
MU
XORXOR XORXOR
Figure 7. The modified 8-bit BK adder circuit
4. ARCHITECTURE OF PIPELINED PHASE ACCUMULATOR WITH DIFFERENT ADDER
Pipelined phase accumulator was designed based on RCA, modified BK adder, CLA adder,
parallel-prefix adders such as SK, KS and BS adders. The comparison of the different adder was done for
multiple input control words (12-, 18-, and 32-bit) to select the fast adder. The designed PA circuits were
ceded Verilog hardware description language (HDL), elaborate, synthesized and verified with FPGA kit
board (Cyclone III). The comparison results in the terms of maximum frequency operation in Table 1 shows
the performance of the KS adder in lower bits and modified BK adder for the high number are faster adders.
Table 1. Frequency operation speed of pipelined PA with different adder architecture
PA operation based on adder (MHz)
PA RCA CLA SK KS BS BK
12-bit/(4-bit adder) 319.4 407.2 354.3 430.11 420.1 392.4
18-bit/(6-bit adder) 346.7 376.9 371.2 398.72 364.7 323.2
32-bit/(8-bit adder) 234.6 242.3 160.5 147.84 179.3 254.9
5. PIPELIND PA DESIGN WITH THE GATED CLOCKING TECHNIQUE
The prerequisites of the rapid PA design circuit with low-power consumption and small dimension
area, demand techniques that improves the throughput yield while decreasing the number of logic cells.
This trade off can be accomplished by utilizing the pipeline technique to enhance the PA speed.
The disadvantage of this technique is to exponentially increase the growing of the DFF registers with
expanding the pre-skewing registers of pipeline layers as shown in Figure 8(a).
To overcome the unwanted repetitive register while preserving the high speed, an appropriate
method is applied to reduce the DFF registers; namely gated clocking technique. The basic idea of this
method is to utilize the DFF register with Set feedback and high D input [23-25], shown in Figure 8(b),
connect to another DFF register to divide the clock pulse in order to prepare it for the next layer.
For the other pipeline stages, a single DFF register is suitable for the proposed design. Applying
the presented gated clocking technique can remove all the gray blocks of the pre-skewing registers (48 DFF)
in Figure 8(a) and replace it with 4 DFF registers in Figure 8(b). Combining the above-mentioned techniques
together in the presented design as shown in Figure 9 will overcome the goal of the designers’ target by
achieving a high-speed PA design circuit and relatively decrease the number of registers (44 of 121 DFF
registers). The proposed technique has demonstrated a 36% reduction in the term of the DFF registers.
6. Int J Elec & Comp Eng ISSN: 2088-8708
Review of high-speed phase accumulator for direct digital frequency… (Abdulkareem Dawah Abbas)
4013
(a) (b)
Figure 8. (a) Pre-skewing registers of pipeline layers, (b) Gated clocking technique
DFF Reg DFF Reg
DFFReg DFF Reg
DFF Reg DFF Reg
DFF Reg DFF Reg DFF Reg
DFF
DFF
DFF
8
8
8
8
8
6
14
DFF
DFF
DFF
DFFD
Set
High
Clk
Figuer 9. Pipelind PA design with the gated clocking technique
Pipeline PA design with the gated clocking technique was coded Verilog code, synthesized
and elaborated using Quartus II programming software. Then, the gate level simulation has been done using
cyclone III field programmable gate array (FPGA). The PA coded circuit operates with frequency speed
of 286.29 MHz. The simulated results of the PA design shown in Figure 10. The figure declare the sawtooth
shape of the PA output which is exponentially growth (0-2𝜋 ) and match the mathematics results.
Figure 10. The simulation result of the pipelining PA
DFF Reg DFF Reg DFF Reg DFF Reg
DFF Reg DFF Reg DFF Reg
DFF Reg DFF Reg
DFF Reg
(a)
8
8
8
8
(b)
DFF
DFF
DFF
DFFD
Set
High
Clk
7. ISSN: 2088-8708
Int J Elec & Comp Eng, Vol. 10, No. 4, August 2020 : 4008 - 4014
4014
6. CONCLUSION
This research investigates several approaches and techniques to achieve high-speed and high accuracy
resolution. The modification has been applied to the BK adder to be used in the pipelined PA architecture.
In addition to the CLA and RCA, multiple prefix adders such as; SK, KS, BS and modified BK adder were used
in the design of the pipelined PA architecture to select the fast adder. The proposed PA circuits were coded,
verified and simulated using Quartus II software. The comparison result shows BK adder perform higher-speed
than the others. Based on the above good feature of the BK adder, it is used in the pipelined phase accumulator
design. The clocking technique was utilized to the PA circuit in order to decrease the logic gates while
preserving the high-speed throughput. The coded design of the proposed PA was verified with FPGA kit
platform. The achieved results show the PA circuit operates with frequency speed of 286.29 MHz. Further,
the proposed design has demonstrated a 36 % reduction in the term of the DFF registers.
REFERENCES
[1] M. Abd‐El‐Barr and H. El‐Rewini, "Fundamental of computer organization and architecture: Pipelining design
techniques," John Wiley & Sons, Inc Publication, 2004.
[2] X. Geng, F. F. Dai, J. D. Irwin, and R. C. Jaeger, "An 11-Bit 8.6 GHz direct digital synthesizer MMIC with 10-Bit
segmented sine-weighted DAC," IEEE Journal of Solid-State Circuits, vol. 45, no. 2, pp. 300-313, 2010.
[3] A. Shrestha, et al., "20 GHz clock frequency ROM-Less direct digital synthesizer comprising unique phase control
unit in 0.25 μm SiGe technology," 13th Euro. Microwave Integrated Circuits Conf. (EuMIC), pp. 206-209, 2018.
[4] G. Chen, D. Wu, Z. Jin, J. Wu. and X. Liu, "A 10GHz 8-bit direct digital synthesizer implemented in GaAs HBT
technology," Radio Frequency Integrated Circuits Symposium (RFIC), IEEE, pp. 425-428, 2010.
[5] B. S. Jensen, et al., "Twelve-bit 20-GHz reduced size pipeline accumulator in 0.25 µm SiGe:C technology for direct
digital synthesiser applications," IET Circuits, Devices & Systems, vol. 6, no. 1, pp. 19-27, 2012.
[6] C-Y. Yang, J-H. Wu, and H-Y. Chang, "A 5-GHz direct digital frequency synthesizer using an analog-sine-mapping
technique in 0.35 µm SiGe BiCMOS," IEEE Journal of Solid-State Circuits, vol. 46, no. 9, pp. 2064-2072, 2011.
[7] K. Yong Sin and K. Sung-Mo, "A high speed low-power accumulator for direct digital frequency synthesizer,"
IEEE MTT-S International Microwave Symposium Digest, pp. 502-505, 2006.
[8] J. Chen, R. Luo, H. Yang, and H. Wang, "A low power ROM-less direct digital frequency synthesizer with preset
value pipelined accumulator," 19th Int. Conf. on VLSI Des. held jointly with 5th Int. Conf. on Embedded Syst. Des., 2006.
[9] W. Qing, H. Songbai, and Z. Ziming, "Design and simulation of an optimized DDS," 6th International Conference
on Wireless Communications Networking and Mobile Computing (WiCOM), pp. 1-3, 2010.
[10] Y-H. Jung, T. Yoo, S-J. Cho, and K-H. Baek, "Pipelined phase accumulator using sequential FCW loading scheme
for DDFSs," Electronics Letters, vol. 48, no. 17, pp. 1044-1046, 2012.
[11] Y. S. Kim, J. Lee, Y. Hong, J. E. Kim, and K-H. Baek, "Low-power pipelined phase accumulator with sequential
clock gating for DDFSs," Electronics Letters, vol. 49, no. 23, pp. 1445-1446, 2013.
[12] X. Geng, F. F. Dai, J. D. Irwin, and R. C. Jaeger, "24-Bit 5.0 GHz direct digital synthesizer RFIC with direct digital
modulations in 0.13 µm SiGe BiCMOS technology," IEEE Journal of Solid-State Circuits, vol. 45, pp. 944-954, 2010.
[13] X. Geng, F. F. Dai, J. D. Irwin, and R. C. Jaeger, "A 9-bit 2.9 GHz direct digital synthesizer MMIC with direct digital
frequency and phase modulations," IEEE MTT-S International Microwave Symposium Digest, pp. 1125-1128, 2009.
[14] C. G. Ekroot and S. I. Long, "A GaAs 4-bit adder-accumulator circuit for direct digital synthesis," IEEE Journal of
Solid-State Circuits, vol. 23, no. 2, pp. 573-580, 1988.
[15] Salah H. Ibrahim, Sawal H. Ali, and Sh. Islam, "Design a 24-bits pipeline phase accumulator for direct digital
frequency synthesizer," Int. Symp. on Ins. & Meas., Sensor Net. and Auto. (IMSNA), vol. 2, pp. 393-397, 2012.
[16] B. Tapasvi, K. B. Sinduri, B. G. S. S. B. Lakshmi, and N. U. Kumar, "Implementation of 64-bit kogge stone carry
select adder with ZFC for efficient area," IEEE Int. Conf. on Elec., Comp. and Comm.Technologies, pp. 1-6, 2015.
[17] A. Garg, et al., "Area efficient modified booth adder based on sklansky adder," 2nd International Conference for
Convergence in Technology (I2CT), pp. 308-312, 2017.
[18] N. U. Kumar, K. B. Sindhuri, K. D. Teja, and D. S. Satish, “Implementation and comparison of VLSI architectures
of 16-bit carry select adder using Brent Kung adder," Int. Conf. on Innov. in Power and Adv. Comp. Tech. pp. 1-7, 2017.
[19] A. Beaumont-Smith and L. Cheng-Chew, "Parallel prefix adder design," 15th IEEE Symposium on Computer
Arithmetic, pp. 218-225, 2001.
[20] R. Zimmermann, "Binary adder architectures for cell-based VLSI and their synthesis," Disertation, Doctor of
Technical Sciences, Swiss Federal Institute of Technology Zurich, 1998.
[21] A. Anjit, et al., "FPGA based performance comparison of different basic adder topologies with parallel processing
adder," 3rd Int. Conference on Electronics, Communication and Aerospace Technology (ICECA), pp. 87-92, 2019.
[22] S. H. Ibrahim, S. H. M. Ali, and M. S. Islam, "High speed direct digital frequency synthesizer with pipelining phase
accumulator based on Brent-Kung adder," 10th IEEE Int. Conf. on Semiconductor Elec. (ICSE), pp. 547-550, 2012.
[23] S. H. Ibrahim, S. H. M. Ali, and Md. S. Islam, "Hardware implementation of 32-Bit high-speed direct digital
frequency synthesizer," The Scientific World Journal, vol. 2014, pp. 1-9, 2014.
[24] B-L. Tan, W-K. Lee, K-M. Mok, and H-G. Goh, "Clock gating implementation on commercial field programmable
gate array (FPGA)," 4th Int. Conf. on Electrical, Electronics and Syst. Eng. (ICEESE), pp. 102-106, 2018.
[25] S. H. Ibrahim, S. H. M. Ali and S. Islam, "Implementation of a 32-bit high speed phase accumulator for direct
digital frequency synthesizer," Asian Journal of Scientific Research, vol. 7, no. 1, pp. 118-124, 2014.