SlideShare a Scribd company logo
Presented by Prof. Sk Habibur Rahaman
Techno India University, West Bengal
Features of 8085
 It is an 8 bit processor.
 It is a single chip N-MOS device with 40 pins.
 It has multiplexed address and data bus(AD0 - AD7).
 It works on 5 Volt DC power supply.
 The maximum clock frequency is 3 MHz while minimum
frequency is 500 KHz.
 It provides 74 instruction with 5 different addressing
modes.
Pin Diagram
Address Bus
 These pins carry the higher
order of address bus.
 The address is sent from
microprocessor to memory.
 A8 – A15 :It carries the most
significant 8-bit of memory I/O
address.
Data Bus
 Data bus is of 8 Bit.
 It is used to transfer data
between microprocessor and
memory.
 AD0 – AD7: It carries the least
significant 8-bit address and
data bus.
Control Signals
 RD: This signal indicates that
the selected IO or memory
device is to be read and is ready
for accepting data available on
the data bus.
 WR: This signal indicates that
the data on the data bus is to be
written into a selected memory
or IO location.
Status Signals
 IO/M: This signal is used to
differentiate between IO and
Memory operations, i.e. when it
is high indicates IO operation
and when it is low then it
indicates memory operation.
 S0 & S1: These signals are used to
identify the type of current
operation.
Power Supply
 There are 2 power
Supply signals:
VCC: VCC indicates
+5v power supply.
VSS: VSS indicates
ground signal.
Interrupt Signals
 TRAP: TRAP is usually used for
power failure and emergency shutoff.
 RST 7.5: It is a maskable interrupt. It
has the second highest priority.
 RST 6.5: It is a maskable interrupt. It
has the third highest priority.
 RST 5.5: It is a maskable interrupt. It
has the fourth highest priority.
 INTR: It is a general purpose
interrupt. It is a maskable interrupt.
It has the lowest priority.
Externally Initiated Signals
 INTA: It is an interrupt
acknowledgment signal.
 RESET IN: This signal is used
to reset the microprocessor by
setting the program counter to
zero.
 RESET OUT: This signal is
used to reset all the connected
devices when the
microprocessor is reset.
Externally Initiated Signals
 Ready: This signal indicates that
the device is ready to send or
receive data. If READY is low, then
the CPU has to wait for READY to
go high.
 HOLD: This signal indicates that
another master is requesting the
use of the address and data buses.
 HLDA: It indicates that the CPU
has received the HOLD request
and it will relinquish the bus in the
next clock.
Serial I/O Signals
 SOD (Serial Output Data
line): The output SOD is
set/reset as specified by the
SIM instruction.
 SID (Serial Input Data line):
The data on this line is loaded
into accumulator whenever a
RIM instruction is executed.
Clock signals
 X1, X2: A crystal (RC, LC N/W)
is connected at these two pins
and is used to set frequency of
the internal clock generator.
This frequency is internally
divided by 2.
 CLK OUT: This signal is used as
the system clock for devices
connected with the
microprocessor.
Thank You

More Related Content

What's hot

8086 pin details
8086 pin details8086 pin details
8086 pin details
AJAL A J
 
Presentation on 8086 Microprocessor
Presentation  on   8086 MicroprocessorPresentation  on   8086 Microprocessor
Presentation on 8086 Microprocessor
Nahian Ahmed
 
Architecture of 8085 microprocessor
Architecture of 8085 microprocessorArchitecture of 8085 microprocessor
Architecture of 8085 microprocessor
AMAN SRIVASTAVA
 
Pin diagram 8085
Pin diagram 8085 Pin diagram 8085
Pin diagram 8085
Siddhesh Palkar
 
8085 microproceesor ppt
8085 microproceesor ppt8085 microproceesor ppt
8085 microproceesor ppt
RJ Aniket
 
DAC Interfacing with 8051.pdf
DAC Interfacing with 8051.pdfDAC Interfacing with 8051.pdf
DAC Interfacing with 8051.pdf
Srikrishna Thota
 
Lect 2 ARM processor architecture
Lect 2 ARM processor architectureLect 2 ARM processor architecture
Lect 2 ARM processor architecture
Dr.YNM
 
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
RamaPrabha24
 
Unit 2 signal generators
Unit 2 signal generatorsUnit 2 signal generators
Unit 2 signal generators
Tejas Prajapati
 
Instruction Set of 8051 Microcontroller
Instruction Set of 8051 MicrocontrollerInstruction Set of 8051 Microcontroller
Instruction Set of 8051 Microcontroller
Multisoft Virtual Academy
 
Biopotential
BiopotentialBiopotential
Biopotential
Dr INBAMALAR T M
 
Addressing modes of 8051
Addressing modes of 8051Addressing modes of 8051
Addressing modes of 8051
SARITHA REDDY
 
MPMC Microprocessor
MPMC MicroprocessorMPMC Microprocessor
MPMC Microprocessor
A.S. Krishna
 
8085 microprocessor ramesh gaonkar
8085 microprocessor   ramesh gaonkar8085 microprocessor   ramesh gaonkar
8085 microprocessor ramesh gaonkar
SAQUIB AHMAD
 
Adc and dac
Adc and dacAdc and dac
Adc and dac
nitugatkal
 
8085 Interfacing with I/O Devices or Memory
8085 Interfacing with I/O Devices or Memory8085 Interfacing with I/O Devices or Memory
8085 Interfacing with I/O Devices or Memory
Saumay Paul
 
Keypad Interfacing with 8051 Microcontroller
Keypad Interfacing with 8051 MicrocontrollerKeypad Interfacing with 8051 Microcontroller
Keypad Interfacing with 8051 Microcontroller
Sudhanshu Janwadkar
 
ARM Architecture
ARM ArchitectureARM Architecture
ARM Architecture
Dwight Sabio
 

What's hot (20)

8086 pin details
8086 pin details8086 pin details
8086 pin details
 
Presentation on 8086 Microprocessor
Presentation  on   8086 MicroprocessorPresentation  on   8086 Microprocessor
Presentation on 8086 Microprocessor
 
Architecture of 8085 microprocessor
Architecture of 8085 microprocessorArchitecture of 8085 microprocessor
Architecture of 8085 microprocessor
 
Pin diagram 8085
Pin diagram 8085 Pin diagram 8085
Pin diagram 8085
 
8086 pin function
8086 pin function8086 pin function
8086 pin function
 
06. thumb instructions
06. thumb instructions06. thumb instructions
06. thumb instructions
 
8085 microproceesor ppt
8085 microproceesor ppt8085 microproceesor ppt
8085 microproceesor ppt
 
DAC Interfacing with 8051.pdf
DAC Interfacing with 8051.pdfDAC Interfacing with 8051.pdf
DAC Interfacing with 8051.pdf
 
Lect 2 ARM processor architecture
Lect 2 ARM processor architectureLect 2 ARM processor architecture
Lect 2 ARM processor architecture
 
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
 
Unit 2 signal generators
Unit 2 signal generatorsUnit 2 signal generators
Unit 2 signal generators
 
Instruction Set of 8051 Microcontroller
Instruction Set of 8051 MicrocontrollerInstruction Set of 8051 Microcontroller
Instruction Set of 8051 Microcontroller
 
Biopotential
BiopotentialBiopotential
Biopotential
 
Addressing modes of 8051
Addressing modes of 8051Addressing modes of 8051
Addressing modes of 8051
 
MPMC Microprocessor
MPMC MicroprocessorMPMC Microprocessor
MPMC Microprocessor
 
8085 microprocessor ramesh gaonkar
8085 microprocessor   ramesh gaonkar8085 microprocessor   ramesh gaonkar
8085 microprocessor ramesh gaonkar
 
Adc and dac
Adc and dacAdc and dac
Adc and dac
 
8085 Interfacing with I/O Devices or Memory
8085 Interfacing with I/O Devices or Memory8085 Interfacing with I/O Devices or Memory
8085 Interfacing with I/O Devices or Memory
 
Keypad Interfacing with 8051 Microcontroller
Keypad Interfacing with 8051 MicrocontrollerKeypad Interfacing with 8051 Microcontroller
Keypad Interfacing with 8051 Microcontroller
 
ARM Architecture
ARM ArchitectureARM Architecture
ARM Architecture
 

Similar to Pin diagram 8085 and explanation of 8085 microprocessor.

PINDIAGRAM OF 8085 MICROPROCESSOR
PINDIAGRAM OF 8085 MICROPROCESSORPINDIAGRAM OF 8085 MICROPROCESSOR
PINDIAGRAM OF 8085 MICROPROCESSOR
RamaPrabha24
 
8085 pin configuration
8085 pin configuration8085 pin configuration
8085 pin configuration
HazimRajput
 
13402lecture3 111204134846-phpapp02
13402lecture3 111204134846-phpapp0213402lecture3 111204134846-phpapp02
13402lecture3 111204134846-phpapp02raj kumar
 
Presentation of pin diagram
Presentation of pin diagramPresentation of pin diagram
Presentation of pin diagram
Rohitkumar3723
 
Microprocessor.pptx
Microprocessor.pptxMicroprocessor.pptx
Microprocessor.pptx
SachinKupade
 
An alarm system is to have 4 different devices, each with its sensor..pdf
An alarm system is to have 4 different devices, each with its sensor..pdfAn alarm system is to have 4 different devices, each with its sensor..pdf
An alarm system is to have 4 different devices, each with its sensor..pdf
leventhalbrad49439
 
Pin configuration of 8085
Pin configuration of 8085Pin configuration of 8085
Pin configuration of 808582338476
 
Week 1.2 pin diagram
Week 1.2   pin diagramWeek 1.2   pin diagram
Week 1.2 pin diagram
baraniselva
 
Microprocessor-Architecture [8085]
Microprocessor-Architecture [8085]Microprocessor-Architecture [8085]
Microprocessor-Architecture [8085]
GIARINDIA
 
Microprocessors 8085 pin diagram
Microprocessors 8085 pin diagramMicroprocessors 8085 pin diagram
Microprocessors 8085 pin diagram
VARUN BABUNELSON
 
Introduction to 8085 Microprocessor
Introduction to 8085 MicroprocessorIntroduction to 8085 Microprocessor
Introduction to 8085 Microprocessor
Ravi Anand
 
8085 Pin Configuration
8085 Pin Configuration8085 Pin Configuration
8085 Pin Configuration
Noor Nabi
 
PPT-1.pptx
PPT-1.pptxPPT-1.pptx
PPT-1.pptx
Ansal Valappil
 
PPT-1.pptx
PPT-1.pptxPPT-1.pptx
PPT-1.pptx
Ansal Valappil
 
microprocessor 8085
microprocessor 8085microprocessor 8085
microprocessor 8085
Shivanshu Purwar
 
UNIT 1 Microprocessors.pptx
UNIT 1 Microprocessors.pptxUNIT 1 Microprocessors.pptx
UNIT 1 Microprocessors.pptx
Gowrishankar C
 
Pin Diagram and block diagram 8085 .pptx
Pin Diagram and block diagram 8085 .pptxPin Diagram and block diagram 8085 .pptx
Pin Diagram and block diagram 8085 .pptx
YashArya40
 
MICROPROCESSOR AND INTERFACING
MICROPROCESSOR AND INTERFACING MICROPROCESSOR AND INTERFACING
MICROPROCESSOR AND INTERFACING
Radhika Talaviya
 
8085_LAB_PROGRAMS.pdf
8085_LAB_PROGRAMS.pdf8085_LAB_PROGRAMS.pdf
8085_LAB_PROGRAMS.pdf
Koteswari Kasireddy
 

Similar to Pin diagram 8085 and explanation of 8085 microprocessor. (20)

PINDIAGRAM OF 8085 MICROPROCESSOR
PINDIAGRAM OF 8085 MICROPROCESSORPINDIAGRAM OF 8085 MICROPROCESSOR
PINDIAGRAM OF 8085 MICROPROCESSOR
 
8085 pin configuration
8085 pin configuration8085 pin configuration
8085 pin configuration
 
13402lecture3 111204134846-phpapp02
13402lecture3 111204134846-phpapp0213402lecture3 111204134846-phpapp02
13402lecture3 111204134846-phpapp02
 
Presentation of pin diagram
Presentation of pin diagramPresentation of pin diagram
Presentation of pin diagram
 
Microprocessor.pptx
Microprocessor.pptxMicroprocessor.pptx
Microprocessor.pptx
 
An alarm system is to have 4 different devices, each with its sensor..pdf
An alarm system is to have 4 different devices, each with its sensor..pdfAn alarm system is to have 4 different devices, each with its sensor..pdf
An alarm system is to have 4 different devices, each with its sensor..pdf
 
Pin configuration of 8085
Pin configuration of 8085Pin configuration of 8085
Pin configuration of 8085
 
Week 1.2 pin diagram
Week 1.2   pin diagramWeek 1.2   pin diagram
Week 1.2 pin diagram
 
Microprocessor-Architecture [8085]
Microprocessor-Architecture [8085]Microprocessor-Architecture [8085]
Microprocessor-Architecture [8085]
 
Microprocessors 8085 pin diagram
Microprocessors 8085 pin diagramMicroprocessors 8085 pin diagram
Microprocessors 8085 pin diagram
 
Project
ProjectProject
Project
 
Introduction to 8085 Microprocessor
Introduction to 8085 MicroprocessorIntroduction to 8085 Microprocessor
Introduction to 8085 Microprocessor
 
8085 Pin Configuration
8085 Pin Configuration8085 Pin Configuration
8085 Pin Configuration
 
PPT-1.pptx
PPT-1.pptxPPT-1.pptx
PPT-1.pptx
 
PPT-1.pptx
PPT-1.pptxPPT-1.pptx
PPT-1.pptx
 
microprocessor 8085
microprocessor 8085microprocessor 8085
microprocessor 8085
 
UNIT 1 Microprocessors.pptx
UNIT 1 Microprocessors.pptxUNIT 1 Microprocessors.pptx
UNIT 1 Microprocessors.pptx
 
Pin Diagram and block diagram 8085 .pptx
Pin Diagram and block diagram 8085 .pptxPin Diagram and block diagram 8085 .pptx
Pin Diagram and block diagram 8085 .pptx
 
MICROPROCESSOR AND INTERFACING
MICROPROCESSOR AND INTERFACING MICROPROCESSOR AND INTERFACING
MICROPROCESSOR AND INTERFACING
 
8085_LAB_PROGRAMS.pdf
8085_LAB_PROGRAMS.pdf8085_LAB_PROGRAMS.pdf
8085_LAB_PROGRAMS.pdf
 

Recently uploaded

Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
Safe Software
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance
 
20240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 202420240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 2024
Matthew Sinclair
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5
DianaGray10
 
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
Neo4j
 
GraphSummit Singapore | The Art of the Possible with Graph - Q2 2024
GraphSummit Singapore | The Art of the  Possible with Graph - Q2 2024GraphSummit Singapore | The Art of the  Possible with Graph - Q2 2024
GraphSummit Singapore | The Art of the Possible with Graph - Q2 2024
Neo4j
 
Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?
Nexer Digital
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
Alan Dix
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Matthew Sinclair
 
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
Neo4j
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance
 
Free Complete Python - A step towards Data Science
Free Complete Python - A step towards Data ScienceFree Complete Python - A step towards Data Science
Free Complete Python - A step towards Data Science
RinaMondal9
 
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Albert Hoitingh
 
The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
Jemma Hussein Allen
 
PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)
Ralf Eggert
 
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
James Anderson
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
KatiaHIMEUR1
 

Recently uploaded (20)

Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
 
20240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 202420240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 2024
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5
 
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
 
GraphSummit Singapore | The Art of the Possible with Graph - Q2 2024
GraphSummit Singapore | The Art of the  Possible with Graph - Q2 2024GraphSummit Singapore | The Art of the  Possible with Graph - Q2 2024
GraphSummit Singapore | The Art of the Possible with Graph - Q2 2024
 
Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
 
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
 
Free Complete Python - A step towards Data Science
Free Complete Python - A step towards Data ScienceFree Complete Python - A step towards Data Science
Free Complete Python - A step towards Data Science
 
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
 
The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
 
PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)
 
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
 

Pin diagram 8085 and explanation of 8085 microprocessor.

  • 1. Presented by Prof. Sk Habibur Rahaman Techno India University, West Bengal
  • 2. Features of 8085  It is an 8 bit processor.  It is a single chip N-MOS device with 40 pins.  It has multiplexed address and data bus(AD0 - AD7).  It works on 5 Volt DC power supply.  The maximum clock frequency is 3 MHz while minimum frequency is 500 KHz.  It provides 74 instruction with 5 different addressing modes.
  • 4. Address Bus  These pins carry the higher order of address bus.  The address is sent from microprocessor to memory.  A8 – A15 :It carries the most significant 8-bit of memory I/O address.
  • 5. Data Bus  Data bus is of 8 Bit.  It is used to transfer data between microprocessor and memory.  AD0 – AD7: It carries the least significant 8-bit address and data bus.
  • 6. Control Signals  RD: This signal indicates that the selected IO or memory device is to be read and is ready for accepting data available on the data bus.  WR: This signal indicates that the data on the data bus is to be written into a selected memory or IO location.
  • 7. Status Signals  IO/M: This signal is used to differentiate between IO and Memory operations, i.e. when it is high indicates IO operation and when it is low then it indicates memory operation.  S0 & S1: These signals are used to identify the type of current operation.
  • 8. Power Supply  There are 2 power Supply signals: VCC: VCC indicates +5v power supply. VSS: VSS indicates ground signal.
  • 9. Interrupt Signals  TRAP: TRAP is usually used for power failure and emergency shutoff.  RST 7.5: It is a maskable interrupt. It has the second highest priority.  RST 6.5: It is a maskable interrupt. It has the third highest priority.  RST 5.5: It is a maskable interrupt. It has the fourth highest priority.  INTR: It is a general purpose interrupt. It is a maskable interrupt. It has the lowest priority.
  • 10. Externally Initiated Signals  INTA: It is an interrupt acknowledgment signal.  RESET IN: This signal is used to reset the microprocessor by setting the program counter to zero.  RESET OUT: This signal is used to reset all the connected devices when the microprocessor is reset.
  • 11. Externally Initiated Signals  Ready: This signal indicates that the device is ready to send or receive data. If READY is low, then the CPU has to wait for READY to go high.  HOLD: This signal indicates that another master is requesting the use of the address and data buses.  HLDA: It indicates that the CPU has received the HOLD request and it will relinquish the bus in the next clock.
  • 12. Serial I/O Signals  SOD (Serial Output Data line): The output SOD is set/reset as specified by the SIM instruction.  SID (Serial Input Data line): The data on this line is loaded into accumulator whenever a RIM instruction is executed.
  • 13. Clock signals  X1, X2: A crystal (RC, LC N/W) is connected at these two pins and is used to set frequency of the internal clock generator. This frequency is internally divided by 2.  CLK OUT: This signal is used as the system clock for devices connected with the microprocessor.