SlideShare a Scribd company logo
INTRODUCTION
• Logic gates are the actual physical implementations of the
logical operators.
• These gates form the basic building blocks for all digital logic
circuits.
• Logic gates process signals which
represent true or false.
Logic States
True False
1 0
High Low
On Off
+Vs -0V
TRUTH TABLE
• A truth table is a means for describing how a logic
circuit's output depends on the logic levels present
at the circuit's inputs.
Input A
Output X
Input B
A B X
Low Low ?
Low High ?
High low ?
High High ?
LOGIC GATES
BASIC LOGIC
GATES
AND
OR
NOT
OTHER LOGIC
GATES
X-OR
X-NOR
UNIVERSAL LOGIC
GATES
NAND
NOR
5
v
The NOT gate is the first of the three fundamental logic
gates.
The NOT Gate (inverter):
Input A Output
X
A X
0 1
1 0
Truth Table: Is a chart that lists the input condition on the left
and the gate’s output response on the right. The table shows
that the NOT gate responds at the output with the inverse of
the signal applied to the input.
In order to see how it works, the gate has been connected to a
switch and LED. Continue to see the system in action…
Logic 1
OFF
Logic 0
ON
Logic 1
OFF
Logic 0
ON
Logic 1
OFF
Logic 0
ON
The OR Gate:
The OR gate is the second of three fundamental logic gates.
Truth Table: The table shows that the OR gate responds with
a high at the output if the signal applied to the input A or B
is high.
Input A
Output
XInput B
OR
5
v
5
v
5
v
In order to see how it works, the gate has been connected to 2
switches and LED. Continue to see the system in action…
Logic 0
Logic 0
Logic 0
Logic 0
Logic 1
Logic 1
Logic 1
Logic 1
Logic 0
Logic 1
Logic 1
Logic 1
A B X
0 0 0
0 1 1
1 0 1
1 1 1
The AND Gate:
The AND is the last of the remaining fundamental logic gates.
Truth Table: The table shows that the AND gate responds with a high at
the output if the signal applied to the input A and B are both high.
5
v
5
v
5
v
Input A
Output
X
Input B
AND
In order to see how it works, the gate has been connected to 2
switches and LED. Continue to see the system in action…
Logic 0
Logic 0
Logic 0
Logic 0
Logic 0
Logic 1
Logic 1
Logic 0
Logic 0
Logic 1
Logic 1
Logic 1
A B X
0 0 0
0 1 0
1 0 0
1 1 1
Logic 1
Logic 0
Logic 0
Logic 0
Logic 0
Logic 1
Logic 1
Logic 0
Logic 1
NOR Gate:
The NOR gate is equivalent to an OR gate with a NOT gate connected to
its output. NOR comes from the words Not OR. Continue to see the
standard symbol for NOR.
Input A
Output
XInput B
NOR
5
v
5
v
5
v
Logic 0
Logic 1
Logic 0
In order to see how it works, the gate has been connected to 2 switches and
LED. Continue to see the system in action…
BAX Boolean Equation: here is the equation for the
NOR gate.
A B X
0 0 1
0 1 0
1 0 0
1 1 0
NOR Symbol
Truth Table: The table shows that the NOR gate responds with a low at
the output if the signal applied to the input A or B is high.
5
v
5
v
5
v
Logic 1
Logic 1
Logic 0
Logic 0
Logic 1
Logic 1
Logic 1
Logic 0
Logic 1
NAND Gate:
The NAND gate is equivalent to an AND gate with a NOT gate connected to its
output. NAND comes from the words Not AND. Continue to see the standard
symbol for NAND.
Input A
Output
XInput B
NAND
Logic 0
Logic 1
Logic 0
In order to see how it works, the gate has been connected to 2
switches and LED. Continue to see the system in action…
BAX Boolean Equation: here is the equation for the
NAND gate.
A B X
0 0 1
0 1 1
1 0 1
1 1 0
NAND Symbol
Truth Table: The table shows that the NAND gate responds with a low
at the output if the signal applied to the input A and B is high.
X-OR Gate
The X-OR gate is an exclusive OR gate. It will output a logic 1 if there is an
exclusive logic 1 at input A or B. Exclusive means: Only one input can be high at
one time.
Input A
Output
XInput B
X-OR
BAX 
X-OR Boolean Equation:
A B X
0 0 0
0 1 1
1 0 1
1 1 0
The X-NOR gate is an exclusive OR gate with an NOT gate at the output. It will
output a logic 0 if there is an exclusive logic 1 at input A or B.
A B X
0 0 1
0 1 0
1 0 0
1 1 1
Input A
Output
XInput B
X-
NOR
X-OR Boolean Equation:
BAX 
X-NOR Gate
Logic gates 07 11-2014

More Related Content

What's hot

Digital electronics- BCD & Decoder
Digital electronics- BCD & DecoderDigital electronics- BCD & Decoder
Digital electronics- BCD & Decoder
Pritam Shil
 
NAND and NOR implementation and Other two level implementation
NAND and NOR implementation and  Other two level implementationNAND and NOR implementation and  Other two level implementation
NAND and NOR implementation and Other two level implementation
Muhammad Akhtar
 
Logic gate
Logic gateLogic gate
Logic gate
Nazim Naeem
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
DrSonali Vyas
 
Logic gates
Logic gatesLogic gates
Logic gates
Asuquo Asuquo
 
Computer circuit logic
Computer circuit logicComputer circuit logic
Computer circuit logic
Youngik Song
 
Basic Logic gates
Basic Logic gatesBasic Logic gates
Basic Logic gates
Nong Aquino jr.
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
DeepikaDG1
 
Presentation on Op-amp by Sourabh kumar
Presentation on Op-amp by Sourabh kumarPresentation on Op-amp by Sourabh kumar
Presentation on Op-amp by Sourabh kumar
Sourabh Kumar
 
Chapter 4. logic function and boolean algebra
Chapter 4. logic function and boolean algebraChapter 4. logic function and boolean algebra
Chapter 4. logic function and boolean algebra
Ashish KC
 
Two Input NOR gate using diode and transistors
Two Input NOR gate using diode and transistorsTwo Input NOR gate using diode and transistors
Two Input NOR gate using diode and transistors
DhruvGupta187
 
NAND gate
NAND gateNAND gate
NAND gate
Abhishekvb
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
Ramasubbu .P
 
LOGIC GATES
LOGIC GATESLOGIC GATES
LOGIC GATES
Loren Baron
 
PLDs
PLDsPLDs
Nand gate
Nand gateNand gate
Nand gate
hepzijustin
 
Logic gates
Logic gatesLogic gates
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
priyanka bisarya
 
Light Emitting Diode Presentation Report
Light Emitting Diode  Presentation ReportLight Emitting Diode  Presentation Report
Light Emitting Diode Presentation Report
Devansh Gupta
 
basic logic gates
 basic logic gates basic logic gates
basic logic gates
vishal gupta
 

What's hot (20)

Digital electronics- BCD & Decoder
Digital electronics- BCD & DecoderDigital electronics- BCD & Decoder
Digital electronics- BCD & Decoder
 
NAND and NOR implementation and Other two level implementation
NAND and NOR implementation and  Other two level implementationNAND and NOR implementation and  Other two level implementation
NAND and NOR implementation and Other two level implementation
 
Logic gate
Logic gateLogic gate
Logic gate
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Computer circuit logic
Computer circuit logicComputer circuit logic
Computer circuit logic
 
Basic Logic gates
Basic Logic gatesBasic Logic gates
Basic Logic gates
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
 
Presentation on Op-amp by Sourabh kumar
Presentation on Op-amp by Sourabh kumarPresentation on Op-amp by Sourabh kumar
Presentation on Op-amp by Sourabh kumar
 
Chapter 4. logic function and boolean algebra
Chapter 4. logic function and boolean algebraChapter 4. logic function and boolean algebra
Chapter 4. logic function and boolean algebra
 
Two Input NOR gate using diode and transistors
Two Input NOR gate using diode and transistorsTwo Input NOR gate using diode and transistors
Two Input NOR gate using diode and transistors
 
NAND gate
NAND gateNAND gate
NAND gate
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
LOGIC GATES
LOGIC GATESLOGIC GATES
LOGIC GATES
 
PLDs
PLDsPLDs
PLDs
 
Nand gate
Nand gateNand gate
Nand gate
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
Light Emitting Diode Presentation Report
Light Emitting Diode  Presentation ReportLight Emitting Diode  Presentation Report
Light Emitting Diode Presentation Report
 
basic logic gates
 basic logic gates basic logic gates
basic logic gates
 

Viewers also liked

Basic gates and functions
Basic gates and functionsBasic gates and functions
Basic gates and functions
pong_sk1
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
Nipun Shah
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates. Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Satya P. Joshi
 
Transistors
TransistorsTransistors
Transistors
escalon
 
Logic Gates Presentation
Logic Gates PresentationLogic Gates Presentation
Logic Gates Presentation
nad407
 
Basic logic gates
Basic logic gatesBasic logic gates
Basic logic gates
Kumar
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Satya P. Joshi
 

Viewers also liked (7)

Basic gates and functions
Basic gates and functionsBasic gates and functions
Basic gates and functions
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates. Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
Transistors
TransistorsTransistors
Transistors
 
Logic Gates Presentation
Logic Gates PresentationLogic Gates Presentation
Logic Gates Presentation
 
Basic logic gates
Basic logic gatesBasic logic gates
Basic logic gates
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 

Similar to Logic gates 07 11-2014

Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
WilliamJosephat1
 
Electronics: Logic Gates
Electronics: Logic GatesElectronics: Logic Gates
Electronics: Logic Gates
Marc Owen Rentap anak Dineal Gumis
 
Logic gates i & ii
Logic gates i & iiLogic gates i & ii
Logic gates i & ii
Samuel Igbanogu
 
Digital logic
Digital logicDigital logic
Digital logic
Madhu Bala
 
Digital logic Gates of Computer Science
Digital logic Gates of Computer ScienceDigital logic Gates of Computer Science
Digital logic Gates of Computer Science
Anil Kumar Prajapati
 
Boolean Aljabra.pptx of dld and computer
Boolean Aljabra.pptx of dld and computerBoolean Aljabra.pptx of dld and computer
Boolean Aljabra.pptx of dld and computer
itxminahil29
 
Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptx
DanicaHeusdens
 
ICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptx
ChristianVelchez2
 
logic gates
logic gates logic gates
logic gates
MohiniChorat
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
DamotTesfaye
 
Logic gates
Logic gatesLogic gates
Logic gates
Nisarg Amin
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
AravindaAKumar1
 
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdfM. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
Dr.Florence Dayana
 
Cit 1101 lec 03
Cit 1101 lec 03Cit 1101 lec 03
Cit 1101 lec 03
sohag sikder
 
Logic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andLogic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers and
MuruganandhanD
 
DCF- Logic gates and circuit
DCF- Logic gates and circuitDCF- Logic gates and circuit
DCF- Logic gates and circuit
vinothinisureshbabu
 
Logic Gate.pptx
Logic Gate.pptxLogic Gate.pptx
Logic Gate.pptx
HrRajon2
 
logic gates
logic gateslogic gates
combinational _logic_circuit_digital.pptx
combinational _logic_circuit_digital.pptxcombinational _logic_circuit_digital.pptx
combinational _logic_circuit_digital.pptx
NadzlinIbrahim3
 
DOC-20240203-WA0000.pptx
DOC-20240203-WA0000.pptxDOC-20240203-WA0000.pptx
DOC-20240203-WA0000.pptx
mdashrafulamin7388
 

Similar to Logic gates 07 11-2014 (20)

Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
 
Electronics: Logic Gates
Electronics: Logic GatesElectronics: Logic Gates
Electronics: Logic Gates
 
Logic gates i & ii
Logic gates i & iiLogic gates i & ii
Logic gates i & ii
 
Digital logic
Digital logicDigital logic
Digital logic
 
Digital logic Gates of Computer Science
Digital logic Gates of Computer ScienceDigital logic Gates of Computer Science
Digital logic Gates of Computer Science
 
Boolean Aljabra.pptx of dld and computer
Boolean Aljabra.pptx of dld and computerBoolean Aljabra.pptx of dld and computer
Boolean Aljabra.pptx of dld and computer
 
Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptx
 
ICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptx
 
logic gates
logic gates logic gates
logic gates
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
 
Logic gates
Logic gatesLogic gates
Logic gates
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
 
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdfM. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
 
Cit 1101 lec 03
Cit 1101 lec 03Cit 1101 lec 03
Cit 1101 lec 03
 
Logic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andLogic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers and
 
DCF- Logic gates and circuit
DCF- Logic gates and circuitDCF- Logic gates and circuit
DCF- Logic gates and circuit
 
Logic Gate.pptx
Logic Gate.pptxLogic Gate.pptx
Logic Gate.pptx
 
logic gates
logic gateslogic gates
logic gates
 
combinational _logic_circuit_digital.pptx
combinational _logic_circuit_digital.pptxcombinational _logic_circuit_digital.pptx
combinational _logic_circuit_digital.pptx
 
DOC-20240203-WA0000.pptx
DOC-20240203-WA0000.pptxDOC-20240203-WA0000.pptx
DOC-20240203-WA0000.pptx
 

Recently uploaded

Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AIEnchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Vladimir Iglovikov, Ph.D.
 
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
Neo4j
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
Ana-Maria Mihalceanu
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
KatiaHIMEUR1
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
SOFTTECHHUB
 
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
James Anderson
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Matthew Sinclair
 
Full-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalizationFull-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalization
Zilliz
 
“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”
Claudio Di Ciccio
 
Artificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopmentArtificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopment
Octavian Nadolu
 
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
SOFTTECHHUB
 
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
DianaGray10
 
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
Neo4j
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
Adtran
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
sonjaschweigert1
 
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
名前 です男
 
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdfUni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems S.M.S.A.
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
Uni Systems S.M.S.A.
 
How to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptxHow to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptx
danishmna97
 
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfUnlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Malak Abu Hammad
 

Recently uploaded (20)

Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AIEnchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
 
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
 
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
 
Full-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalizationFull-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalization
 
“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”
 
Artificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopmentArtificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopment
 
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
 
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
 
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
 
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
 
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdfUni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdf
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
 
How to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptxHow to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptx
 
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfUnlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
 

Logic gates 07 11-2014

  • 1.
  • 2. INTRODUCTION • Logic gates are the actual physical implementations of the logical operators. • These gates form the basic building blocks for all digital logic circuits. • Logic gates process signals which represent true or false. Logic States True False 1 0 High Low On Off +Vs -0V
  • 3. TRUTH TABLE • A truth table is a means for describing how a logic circuit's output depends on the logic levels present at the circuit's inputs. Input A Output X Input B A B X Low Low ? Low High ? High low ? High High ?
  • 4. LOGIC GATES BASIC LOGIC GATES AND OR NOT OTHER LOGIC GATES X-OR X-NOR UNIVERSAL LOGIC GATES NAND NOR
  • 5. 5 v The NOT gate is the first of the three fundamental logic gates. The NOT Gate (inverter): Input A Output X A X 0 1 1 0 Truth Table: Is a chart that lists the input condition on the left and the gate’s output response on the right. The table shows that the NOT gate responds at the output with the inverse of the signal applied to the input. In order to see how it works, the gate has been connected to a switch and LED. Continue to see the system in action… Logic 1 OFF Logic 0 ON Logic 1 OFF Logic 0 ON Logic 1 OFF Logic 0 ON
  • 6. The OR Gate: The OR gate is the second of three fundamental logic gates. Truth Table: The table shows that the OR gate responds with a high at the output if the signal applied to the input A or B is high. Input A Output XInput B OR 5 v 5 v 5 v In order to see how it works, the gate has been connected to 2 switches and LED. Continue to see the system in action… Logic 0 Logic 0 Logic 0 Logic 0 Logic 1 Logic 1 Logic 1 Logic 1 Logic 0 Logic 1 Logic 1 Logic 1 A B X 0 0 0 0 1 1 1 0 1 1 1 1
  • 7. The AND Gate: The AND is the last of the remaining fundamental logic gates. Truth Table: The table shows that the AND gate responds with a high at the output if the signal applied to the input A and B are both high. 5 v 5 v 5 v Input A Output X Input B AND In order to see how it works, the gate has been connected to 2 switches and LED. Continue to see the system in action… Logic 0 Logic 0 Logic 0 Logic 0 Logic 0 Logic 1 Logic 1 Logic 0 Logic 0 Logic 1 Logic 1 Logic 1 A B X 0 0 0 0 1 0 1 0 0 1 1 1
  • 8. Logic 1 Logic 0 Logic 0 Logic 0 Logic 0 Logic 1 Logic 1 Logic 0 Logic 1 NOR Gate: The NOR gate is equivalent to an OR gate with a NOT gate connected to its output. NOR comes from the words Not OR. Continue to see the standard symbol for NOR. Input A Output XInput B NOR 5 v 5 v 5 v Logic 0 Logic 1 Logic 0 In order to see how it works, the gate has been connected to 2 switches and LED. Continue to see the system in action… BAX Boolean Equation: here is the equation for the NOR gate. A B X 0 0 1 0 1 0 1 0 0 1 1 0 NOR Symbol Truth Table: The table shows that the NOR gate responds with a low at the output if the signal applied to the input A or B is high.
  • 9. 5 v 5 v 5 v Logic 1 Logic 1 Logic 0 Logic 0 Logic 1 Logic 1 Logic 1 Logic 0 Logic 1 NAND Gate: The NAND gate is equivalent to an AND gate with a NOT gate connected to its output. NAND comes from the words Not AND. Continue to see the standard symbol for NAND. Input A Output XInput B NAND Logic 0 Logic 1 Logic 0 In order to see how it works, the gate has been connected to 2 switches and LED. Continue to see the system in action… BAX Boolean Equation: here is the equation for the NAND gate. A B X 0 0 1 0 1 1 1 0 1 1 1 0 NAND Symbol Truth Table: The table shows that the NAND gate responds with a low at the output if the signal applied to the input A and B is high.
  • 10. X-OR Gate The X-OR gate is an exclusive OR gate. It will output a logic 1 if there is an exclusive logic 1 at input A or B. Exclusive means: Only one input can be high at one time. Input A Output XInput B X-OR BAX  X-OR Boolean Equation: A B X 0 0 0 0 1 1 1 0 1 1 1 0 The X-NOR gate is an exclusive OR gate with an NOT gate at the output. It will output a logic 0 if there is an exclusive logic 1 at input A or B. A B X 0 0 1 0 1 0 1 0 0 1 1 1 Input A Output XInput B X- NOR X-OR Boolean Equation: BAX  X-NOR Gate