SlideShare a Scribd company logo
Experiment No 4
INTRODUCTION TO UNIVERSALITY OF GATES
Objective:
To study the Characteristics and Universality of NOR gate.
Apparatus:
 DC power supply
 Breadboard
 Connecting wires
 LED
 Resistor
Theory:
A logic gate is just a simple Boolean function, which means that it has only either of two outputs. Either 1 or
0, high or low, true or false, whatever you can call it. It is the most elementary tool in building a circuit. A
logic gate performs a logical operation on an input and gives the appropriate output for it.
A NOR gate is a logic gate which gives a positive output only when both inputs are negative. Like NAND
gate, NOR gates are so-called "universal gates" that can be combined to form any other kind of logic gate. For
example, the first embedded system, Apollo Guidance Computer, was built exclusively from NOR gates,
about 5,600 in total for the later versions. Today, integrated circuits are not constructed exclusively from a
single type of gate
Fig 4.1
NORis a combination of OR gate and NOTgate are the output of the OR gate. It is represented as 𝐀 + 𝐁̅̅̅̅̅̅̅̅. The
figure 4.1 is of a two input NOR gate. The first part is an OR gate and second part is a dot after it represents a
NOT gate. So it is clear that during the operation of NORgate, the inputs are first going through OR gate and
after that, the output gets reversed, and we get the final output.
The three main ways of specifying the function of combinational logic circuits are:
1. BooleanAlgebra – This forms the algebraic expression showing the operation of logic circuit for
each input variable either TRUE or FALSE the results in a logic “1” output.
2. Truth Table – A truth table defines the function of logic gate by providing a concise list that shows
all the output states in tabular form for each possible combination of output variable that the gate could
encounter.
3. Logic Diagram – This is a graphical representation of a logic circuit that shows the wiring and
connection of each individual logic gate, represented by a specific graphical symbol that implements
the logic circuit.
Universal Gate:
A universal gate is a gate which can implement any Boolean function without need to use any other gate type.
The NAND and NOR gates are universal gates. In practice, this is advantageous since NOR gates is
economical and easier to fabricate and is the basic gate used in all IC digital logic families.
2-input NOR Gate
Input Output
Fig 4.2
Inputs Output
A B 𝐀 + 𝐁̅̅̅̅̅̅̅̅
0 0 0
0 1 1
1 0 1
1 1 1
Table 4.1
As combinational logic circuits are made up from individual logic gates only, they can also be considered as
“decision making circuits” and combinational logic is about combining logic gates together to process two or
more signals in order to produce at least one output signal according to the logical function of each logic gate.
Solid state switches come in a variety of different types and ratings, and there are many different applications
for using solid state switches.
Fig 4.3
Implementing AND using only NOR Gates
AND gate can be replaced by using four NOR gates in series as shown in figure 4.4
Fig 4.4
Implementing OR Gate only using NOR Gates
The OR gate can be replaced by using three NOR gates as shown in figure 3.4.
Fig 4.5
Thus the NOR gate is a universal gate since it can implement the AND, OR and NOT functions.
Circuit Diagram:
Fig 4.6
Procedure:
1. We issued apparatus from lab instructor. We connected the circuit and DC power supply.
2. We biased the ICs e.g; Vcc and GRD, and do necessary connections for input and output.
3. We provided it Vcc at 14 and GRD on pin 7.
4. We make the combine circuits of two basic gates.
5. Turn ON the circuit and give various combination of inputs with the help of switches.
6. Note output with the help of LED, we verified our output from the Table 4.2.
Truth Table:
A B C D 𝐴̅ 𝐵̅ 𝐶̅ D̅ 𝐴̅ + 𝐵̅ 𝐶̅+ 𝐷̅ 𝐴̅ + 𝐵̅̅̅̅̅̅̅̅̅ 𝐶̅ + 𝐷̅̅̅̅̅̅̅̅̅ 𝐴̅ + 𝐵̅̅̅̅̅̅̅̅̅ + 𝐶̅ + 𝐷̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅
0 0 0 0 1 1 1 1 1 1 0 0 0
0 0 0 1 1 1 1 0 1 1 0 0 0
0 0 1 0 1 1 0 1 1 1 0 0 0
0 0 1 1 1 1 0 0 1 0 0 1 1
0 1 0 0 1 0 1 1 1 1 0 0 0
0 1 0 1 1 0 1 0 1 1 0 0 0
0 1 1 0 1 0 0 1 1 1 0 0 0
0 1 1 1 1 0 0 0 1 0 0 1 1
1 0 0 0 0 1 1 1 1 1 0 0 0
1 0 0 1 0 1 1 0 1 1 0 0 0
1 0 1 0 0 1 0 1 1 1 0 0 0
1 0 1 1 0 1 0 0 1 0 0 1 1
1 1 0 0 0 0 1 1 0 1 1 0 1
1 1 0 1 0 0 1 0 0 1 1 0 1
1 1 1 0 0 0 0 1 0 1 1 0 1
1 1 1 1 0 0 0 0 0 0 1 1 1
Table 4.2
Conclusion:
The above table is verified and at output “1” the LED goes to lighten otherwise it shows no light.
Precautions:
 Ground and potential positions should be adjusted the accurately
 When disassembling a circuit, first remove the source of power.
 When unplugging a power cord, pull on the plug, not on the cable.
 When making measurements, form the habit of using only one hand at a time. No part of a live circuit
should be touched by the bare hand.

More Related Content

What's hot

Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
Nipun Shah
 
24.logic gates
24.logic gates 24.logic gates
24.logic gates
Nurul Fadhilah
 
Basic Logic gates
Basic Logic gatesBasic Logic gates
Basic Logic gates
Nong Aquino jr.
 
Logic gate
Logic gateLogic gate
Logic gate
Abdullah A. Mamun
 
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational CircuitsCOMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
Vanitha Chandru
 
2th year iv sem de lab manual
2th year iv sem de lab manual2th year iv sem de lab manual
2th year iv sem de lab manual
HARISH KUMAR MAHESHWARI
 
Or gate
Or gateOr gate
Or gate
Anupam Narang
 
implementation of NAND gate
implementation of NAND gateimplementation of NAND gate
implementation of NAND gate
amnanazir11
 
Digital Electronics
Digital ElectronicsDigital Electronics
Digital Electronics
Bosa Theophilus Ntshole
 
Digital Logic Design basic gate and Logic Probe
Digital Logic Design basic gate and Logic ProbeDigital Logic Design basic gate and Logic Probe
Digital Logic Design basic gate and Logic Probe
AQCreations
 
Digital Basics
Digital BasicsDigital Basics
Digital Basics
nitinpatelceng
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
Dhwanil Champaneria
 
Computer circuit logic
Computer circuit logicComputer circuit logic
Computer circuit logic
Youngik Song
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Satya P. Joshi
 
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed KhanDigital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Yasir Khan
 

What's hot (20)

Logic gates (1)
Logic gates (1)Logic gates (1)
Logic gates (1)
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
 
24.logic gates
24.logic gates 24.logic gates
24.logic gates
 
AND, NAND, OR, NOR GATES
AND, NAND, OR, NOR GATESAND, NAND, OR, NOR GATES
AND, NAND, OR, NOR GATES
 
Basic Logic gates
Basic Logic gatesBasic Logic gates
Basic Logic gates
 
Logic gate
Logic gateLogic gate
Logic gate
 
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational CircuitsCOMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
2th year iv sem de lab manual
2th year iv sem de lab manual2th year iv sem de lab manual
2th year iv sem de lab manual
 
Or gate
Or gateOr gate
Or gate
 
implementation of NAND gate
implementation of NAND gateimplementation of NAND gate
implementation of NAND gate
 
Digital Electronics
Digital ElectronicsDigital Electronics
Digital Electronics
 
Digital Logic Design basic gate and Logic Probe
Digital Logic Design basic gate and Logic ProbeDigital Logic Design basic gate and Logic Probe
Digital Logic Design basic gate and Logic Probe
 
Digital Basics
Digital BasicsDigital Basics
Digital Basics
 
Experimentdsd[1]
Experimentdsd[1]Experimentdsd[1]
Experimentdsd[1]
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
 
Computer circuit logic
Computer circuit logicComputer circuit logic
Computer circuit logic
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
Chap 3
Chap 3Chap 3
Chap 3
 
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed KhanDigital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
 

Similar to Lab no 4

Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
Vivek Kumar Sinha
 
logic gates using IC cbse class 12
logic gates using IC cbse class 12logic gates using IC cbse class 12
logic gates using IC cbse class 12
Kirthi Kirthu
 
Physics logic gates 2
Physics logic gates 2Physics logic gates 2
Physics logic gates 2
Kirthi Kirthu
 
DESIGN OF CIRCUIT DEBITS THE GIVEN VALUE TO THE DEFAULT VALUE WITH COST ANAL...
DESIGN OF CIRCUIT DEBITS THE GIVEN VALUE TO THE DEFAULT  VALUE WITH COST ANAL...DESIGN OF CIRCUIT DEBITS THE GIVEN VALUE TO THE DEFAULT  VALUE WITH COST ANAL...
DESIGN OF CIRCUIT DEBITS THE GIVEN VALUE TO THE DEFAULT VALUE WITH COST ANAL...
sanjay kumar pediredla
 
Project on orientation programme
Project on orientation programmeProject on orientation programme
Project on orientation programme
Roorkee College of Engineering, Roorkee
 
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Jikrul Sayeed
 
DLD(Good LAB)-5-10.pdf
DLD(Good LAB)-5-10.pdfDLD(Good LAB)-5-10.pdf
DLD(Good LAB)-5-10.pdf
GodfreyD2
 
Chapter04
Chapter04Chapter04
Chapter04.ppt
Chapter04.pptChapter04.ppt
Chapter04.ppt
ShaekAhmed
 
Stanley a Meyers analysis and test results of gated pulse frequency generator...
Stanley a Meyers analysis and test results of gated pulse frequency generator...Stanley a Meyers analysis and test results of gated pulse frequency generator...
Stanley a Meyers analysis and test results of gated pulse frequency generator...
Daniel Donatelli
 
Assignment#1a
Assignment#1aAssignment#1a
Assignment#1a
Sunita Milind Dol
 
PLC HO4.pdf
PLC HO4.pdfPLC HO4.pdf
Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptx
AryanSharma269176
 
Boolean Algebra- Digital Logic gates
Boolean Algebra- Digital Logic gatesBoolean Algebra- Digital Logic gates
Boolean Algebra- Digital Logic gates
NTBsnull
 
Nand gate breadboardtask
Nand gate breadboardtaskNand gate breadboardtask
Nand gate breadboardtask
shankarganesh73
 
Basic logic gates and buffers
Basic logic gates and buffersBasic logic gates and buffers
Basic logic gates and buffersEdmund Merren
 
Class 12th Logic Gates
Class 12th Logic GatesClass 12th Logic Gates
Class 12th Logic Gates
Priyanka Jakhar
 
VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing Techniques
A B Shinde
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
AravindaAKumar1
 

Similar to Lab no 4 (20)

Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
 
logic gates using IC cbse class 12
logic gates using IC cbse class 12logic gates using IC cbse class 12
logic gates using IC cbse class 12
 
Physics logic gates 2
Physics logic gates 2Physics logic gates 2
Physics logic gates 2
 
DESIGN OF CIRCUIT DEBITS THE GIVEN VALUE TO THE DEFAULT VALUE WITH COST ANAL...
DESIGN OF CIRCUIT DEBITS THE GIVEN VALUE TO THE DEFAULT  VALUE WITH COST ANAL...DESIGN OF CIRCUIT DEBITS THE GIVEN VALUE TO THE DEFAULT  VALUE WITH COST ANAL...
DESIGN OF CIRCUIT DEBITS THE GIVEN VALUE TO THE DEFAULT VALUE WITH COST ANAL...
 
Project on orientation programme
Project on orientation programmeProject on orientation programme
Project on orientation programme
 
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
 
DLD(Good LAB)-5-10.pdf
DLD(Good LAB)-5-10.pdfDLD(Good LAB)-5-10.pdf
DLD(Good LAB)-5-10.pdf
 
Chapter04
Chapter04Chapter04
Chapter04
 
Chapter04.ppt
Chapter04.pptChapter04.ppt
Chapter04.ppt
 
Stanley a Meyers analysis and test results of gated pulse frequency generator...
Stanley a Meyers analysis and test results of gated pulse frequency generator...Stanley a Meyers analysis and test results of gated pulse frequency generator...
Stanley a Meyers analysis and test results of gated pulse frequency generator...
 
Assignment#1a
Assignment#1aAssignment#1a
Assignment#1a
 
PLC HO4.pdf
PLC HO4.pdfPLC HO4.pdf
PLC HO4.pdf
 
Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptx
 
Boolean Algebra- Digital Logic gates
Boolean Algebra- Digital Logic gatesBoolean Algebra- Digital Logic gates
Boolean Algebra- Digital Logic gates
 
Nand gate breadboardtask
Nand gate breadboardtaskNand gate breadboardtask
Nand gate breadboardtask
 
Basic logic gates and buffers
Basic logic gates and buffersBasic logic gates and buffers
Basic logic gates and buffers
 
Bca i sem de lab
Bca i sem  de labBca i sem  de lab
Bca i sem de lab
 
Class 12th Logic Gates
Class 12th Logic GatesClass 12th Logic Gates
Class 12th Logic Gates
 
VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing Techniques
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
 

More from Abu-ul-Haris

Communication presentation
Communication presentationCommunication presentation
Communication presentation
Abu-ul-Haris
 
Misaq lakhno
Misaq lakhnoMisaq lakhno
Misaq lakhno
Abu-ul-Haris
 
Lab no 7
Lab no 7Lab no 7
Lab no 7
Abu-ul-Haris
 
Lab no 6
Lab no 6Lab no 6
Lab no 6
Abu-ul-Haris
 
Lab no 5
Lab no 5Lab no 5
Lab no 5
Abu-ul-Haris
 
Lab no 4
Lab no 4Lab no 4
Lab no 4
Abu-ul-Haris
 
Lab no 3 haris
Lab no 3 harisLab no 3 haris
Lab no 3 haris
Abu-ul-Haris
 
Lab no 2 haris
Lab no 2 harisLab no 2 haris
Lab no 2 haris
Abu-ul-Haris
 
Lab no 1
Lab no 1Lab no 1
Lab no 1
Abu-ul-Haris
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
Abu-ul-Haris
 

More from Abu-ul-Haris (10)

Communication presentation
Communication presentationCommunication presentation
Communication presentation
 
Misaq lakhno
Misaq lakhnoMisaq lakhno
Misaq lakhno
 
Lab no 7
Lab no 7Lab no 7
Lab no 7
 
Lab no 6
Lab no 6Lab no 6
Lab no 6
 
Lab no 5
Lab no 5Lab no 5
Lab no 5
 
Lab no 4
Lab no 4Lab no 4
Lab no 4
 
Lab no 3 haris
Lab no 3 harisLab no 3 haris
Lab no 3 haris
 
Lab no 2 haris
Lab no 2 harisLab no 2 haris
Lab no 2 haris
 
Lab no 1
Lab no 1Lab no 1
Lab no 1
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
 

Recently uploaded

Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
LIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.pptLIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.ppt
ssuser9bd3ba
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
fxintegritypublishin
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdfCOLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
Kamal Acharya
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
Jayaprasanna4
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
seandesed
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
FluxPrime1
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Dr.Costas Sachpazis
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
ShahidSultan24
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
ankuprajapati0525
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
Kamal Acharya
 

Recently uploaded (20)

Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
LIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.pptLIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.ppt
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdfCOLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
 

Lab no 4

  • 1. Experiment No 4 INTRODUCTION TO UNIVERSALITY OF GATES Objective: To study the Characteristics and Universality of NOR gate. Apparatus:  DC power supply  Breadboard  Connecting wires  LED  Resistor Theory: A logic gate is just a simple Boolean function, which means that it has only either of two outputs. Either 1 or 0, high or low, true or false, whatever you can call it. It is the most elementary tool in building a circuit. A logic gate performs a logical operation on an input and gives the appropriate output for it. A NOR gate is a logic gate which gives a positive output only when both inputs are negative. Like NAND gate, NOR gates are so-called "universal gates" that can be combined to form any other kind of logic gate. For example, the first embedded system, Apollo Guidance Computer, was built exclusively from NOR gates, about 5,600 in total for the later versions. Today, integrated circuits are not constructed exclusively from a single type of gate Fig 4.1 NORis a combination of OR gate and NOTgate are the output of the OR gate. It is represented as 𝐀 + 𝐁̅̅̅̅̅̅̅̅. The figure 4.1 is of a two input NOR gate. The first part is an OR gate and second part is a dot after it represents a NOT gate. So it is clear that during the operation of NORgate, the inputs are first going through OR gate and after that, the output gets reversed, and we get the final output. The three main ways of specifying the function of combinational logic circuits are: 1. BooleanAlgebra – This forms the algebraic expression showing the operation of logic circuit for each input variable either TRUE or FALSE the results in a logic “1” output. 2. Truth Table – A truth table defines the function of logic gate by providing a concise list that shows all the output states in tabular form for each possible combination of output variable that the gate could encounter. 3. Logic Diagram – This is a graphical representation of a logic circuit that shows the wiring and connection of each individual logic gate, represented by a specific graphical symbol that implements the logic circuit.
  • 2. Universal Gate: A universal gate is a gate which can implement any Boolean function without need to use any other gate type. The NAND and NOR gates are universal gates. In practice, this is advantageous since NOR gates is economical and easier to fabricate and is the basic gate used in all IC digital logic families. 2-input NOR Gate Input Output Fig 4.2 Inputs Output A B 𝐀 + 𝐁̅̅̅̅̅̅̅̅ 0 0 0 0 1 1 1 0 1 1 1 1 Table 4.1 As combinational logic circuits are made up from individual logic gates only, they can also be considered as “decision making circuits” and combinational logic is about combining logic gates together to process two or more signals in order to produce at least one output signal according to the logical function of each logic gate. Solid state switches come in a variety of different types and ratings, and there are many different applications for using solid state switches. Fig 4.3
  • 3. Implementing AND using only NOR Gates AND gate can be replaced by using four NOR gates in series as shown in figure 4.4 Fig 4.4 Implementing OR Gate only using NOR Gates The OR gate can be replaced by using three NOR gates as shown in figure 3.4. Fig 4.5 Thus the NOR gate is a universal gate since it can implement the AND, OR and NOT functions. Circuit Diagram: Fig 4.6 Procedure: 1. We issued apparatus from lab instructor. We connected the circuit and DC power supply. 2. We biased the ICs e.g; Vcc and GRD, and do necessary connections for input and output. 3. We provided it Vcc at 14 and GRD on pin 7.
  • 4. 4. We make the combine circuits of two basic gates. 5. Turn ON the circuit and give various combination of inputs with the help of switches. 6. Note output with the help of LED, we verified our output from the Table 4.2. Truth Table: A B C D 𝐴̅ 𝐵̅ 𝐶̅ D̅ 𝐴̅ + 𝐵̅ 𝐶̅+ 𝐷̅ 𝐴̅ + 𝐵̅̅̅̅̅̅̅̅̅ 𝐶̅ + 𝐷̅̅̅̅̅̅̅̅̅ 𝐴̅ + 𝐵̅̅̅̅̅̅̅̅̅ + 𝐶̅ + 𝐷̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅ 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 0 1 1 0 0 0 0 0 1 0 1 1 0 1 1 1 0 0 0 0 0 1 1 1 1 0 0 1 0 0 1 1 0 1 0 0 1 0 1 1 1 1 0 0 0 0 1 0 1 1 0 1 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 0 0 1 1 1 0 0 0 0 1 1 1 1 1 0 0 0 1 0 0 1 0 1 1 0 1 1 0 0 0 1 0 1 0 0 1 0 1 1 1 0 0 0 1 0 1 1 0 1 0 0 1 0 0 1 1 1 1 0 0 0 0 1 1 0 1 1 0 1 1 1 0 1 0 0 1 0 0 1 1 0 1 1 1 1 0 0 0 0 1 0 1 1 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 Table 4.2 Conclusion: The above table is verified and at output “1” the LED goes to lighten otherwise it shows no light. Precautions:  Ground and potential positions should be adjusted the accurately  When disassembling a circuit, first remove the source of power.  When unplugging a power cord, pull on the plug, not on the cable.  When making measurements, form the habit of using only one hand at a time. No part of a live circuit should be touched by the bare hand.