SlideShare a Scribd company logo
Samsung Proprietary
Introduction of eMMC
Yejin Moon
Product Planning & Application
Samsung Electronics
Nov. 2011
2/21
Samsung ProprietaryContents
eMMC4.4
eMMC4.41
eMMC4.5
3/21
Samsung Proprietary
eMMC 4.3  2 boot partitions and 1 user data partition
eMMC 4.4  RPMB partition is added
 4 general purpose partitions and enhanced user data area
can be set in normal user data area
Multi Partition
Normal User Data Area
Boot 1 Boot 2 RPMB
(Secure Data)
General Purpose Partition
Enhanced User data
area(SLC mode)
Partitions NAND type Default Size Remarks
Boot Area Partition 1 SLC Mode 128KB Size as multiple of 128KB (max. 32MB)
Boot Area Partition 2 SLC Mode 128KB Size as multiple of 128KB (max. 32MB)
RPMB Area Partition SLC Mode 128KB Size as multiple of 128KB (max. 32MB)
General Purpose Partitions
MLC “or”
Enhanced Area
0KB
Available size can be seen by following:
(EXT_CSD[145]* 82 + EXT_CSD[144]* 81 +EXT_CSD[143]) *
HC_WP_GPR_SIZE*HC_ERASE_GPR_SIZE * 512KB byte
User Data
Area
Enhanced Area SLC Mode 0KB Start address  multiple of Write Protect Group size
Default Area MLC 93.1%
4/21
Samsung ProprietaryRPMB(Replay Protect Memory Block)
Key
RPMB (hidden)
Prevents illegal data copy or access
Only handled by security key (SHA-256)
When host tries to access to RPMB,
a) Host reads key the counter value to generate MAC (token) using SHA-256 algorithm
b) The host sends the generated MAC to eMMC controller
c) eMMC controller reads the key which was pre-loaded by host and the counter value
to generate MAC using SHA-256
d) Compares two MAC. If two keys are identical, RPMB access is allowed
eMMC
SHA-256
SHA-256
Host
Key
MAC
Ⓐ
Ⓑ
Ⓒ
Ⓓ
Ⓔ
* Host should provide SHA-256
Counter
Counter
* Each counter includes the # of success to access RPMB
5/21
Samsung ProprietaryTRIM
Mark data that is invalid.
Similar to STL_Delete()
Trim data should be shown as “0” or “1” (by JEDEC)
[SAMSUNG] trim data is shown as “0”
Candidate for merging
Invalid dataAll data are candidate
for merging
Valid data
Invalid data
No TRIM : Do not know whether
the data is valid or not
TRIM : eMMC knows whether
the data is valid or not
6/21
Samsung ProprietarySecure TRIM/Erase  Sanitize
Secure Trim/Erase
Step 1: marks data which is logically deleted
Step 2 : Actual secure purge operation is executed
 secure purge: overwrite single character not only to trimed blocks but also to data
which was generated by internal operation like wear-leveling, and then erase
physically
 The more data in step 1, the longer step 2.
* Between step 1 and step 2, other operations can be executed
Secure Trim and Secure Erase are identical except operation unit
-Secure Erase: erase unit is Erase Group size (512KB)
-Secure Trim : step1: sector based size(512byte)
step2: purge unit is Write Group size(512KB)
VFX는 어떻게 되어져 있지?
Valid data
Trim data
Purge Operation
Write Single Character
(1 or 0)
0xFF
0xFF
0xFF
Merge valid data to
new block
0xFF
0xFF
0xFF
Erase original data
7/21
Samsung Proprietary
eMMC4.41 eMMC4.5
Clock Frequency
~ 52MHz DDR
(104MB/s)
~ 200MHz
(SDR)
Pin Count (w/o Power pin) 11 11
H/W reset Yes Yes
Alternative Boot Yes Yes
Multi-Partition Yes Yes
Simultaneous Partition Access No No
Performance
Trim Yes Yes
Discard No Yes
Security
RPMB Yes Yes
Secure Erase Yes
Sanitizer
Secure Trim Yes
Performance
High Priority Interrupt Yes Yes
Back Ground Operation Yes Yes
Packed CMD No Yes
Data Tag No Yes
Context ID No Yes
Cache Operation No Yes
Reliability Dynamic Capacity No Yes
Remarkable changes in eMMC4.4 : Performance and Security
Additional features of performance and reliability in eMMC 4.5
eMMC Version Comparison
8/21
Samsung Proprietary
eMMC4.4
eMMC4.41
eMMC4.5
9/21
Samsung ProprietaryHPI(High Priority Interrupt)
DAT
CMD
Write Stop Read
High priority Interrupt
Write
SLC: max 2ms
MLC: max 10ms
Max 1ms
Read
stops ongoing write operation and then read data within a
specific time
aborts ongoing writing operation by CMD 12
[SAMSUNG] Reliable Write, Write, Secure Trim, Trim, Secure Erase,
Erase can be interrupted by HPI
If read/ write partition is different, additional partition switching
time is needed for changing partition
10/21
Samsung ProprietaryBackground Operation
Host gives free time to the device. During this time device can do
housekeeping like merge operation.
Host should check that necessity (4 levels) of background operation
Helps to improve performance
Level Descriptions
0 No operation required
1
Background operation which is not
critical
2
Background operation which impacts
on performance
3 Background operation which is critical
[Background operation]
Not operating Doing Maintenance
11/21
Samsung ProprietaryData Atomicity
Sudden Power Off
Or abnormal case
Reliable
Write
Sector #1 Sector #2 Sector #3 Sector #12 Sector #13 Sector #14……
Roll-back to start point
Sector #1 Sector #2 Sector #3 Sector #4 Sector #5 Sector #6Write
Sudden Power Off
Or abnormal case
Normal Reliable Write (eMMC4.4)
The old data that logical address point must retain unchanged until a new
data is successfully written to the same logical address
Reliable write sector (EXT_CSD[222]) : 1 or 255
Enhanced Reliable Write – Sector based Atomicity (eMMC4.41)
SAMSUNG eMMC supports both eMMC 4.4 and eMMC4.41
Flexible “reliable write sector count” support : from 1 to 255
12/21
Samsung Proprietary
eMMC4.4
eMMC4.41
eMMC4.5
13/21
Samsung ProprietaryeMMC Feature Summary
Basic features for mass storagea + base memory for mobile
environment
High performance – DDR, HS200, packed command, cache
Low latency – HPI, background op, cache
Low cost (unified storage) – boot, partition
Hint – trim, discard, data tag, partition attribute, power-off
notification, RTC, dynamic capacity
Security – RPMB, secure trim/erase, sanitize
Version Features
4.3 Booting, sleep, reliable write
4.4 DDR mode, partition, trim, security enhancement
4.41 Background operation, HPI (High Priority Interrupt)
4.5 Higher data rate (SDR 200MHz), data tag, partition attribute,
discard, power-off notification, RTC, dynamic capacity,
packed command, cache, sanitize
14/21
Samsung ProprietaryeMMC 4.5 Features
Most features can be utilized by host & need host driver support
Category Features Meaning Where to
change
Performance HS200 MMC interface speed increases (104200Mbps) HW
Packed CMD Vectored read/write command (ex. readv/writev) D/D
Cache Write-back & flush like HDD D/D
Hint Discard Mark unused LBA without zero-filling (ex. Deleted files) D/D
Context ID Specify context ID for write command (ex. File, task) App, FS, D/D
Data tag Specify data tag for write command (ex. FS meta) App, FS, D/D
Partition type Specify GPAP type (system code, non-persistent) D/D
Power-off
notify
Host shall not intentionally power-off device without
notification
D/D
RTC Send RTC info to device (App,) D/D
Dynamic
capacity
Device request host for capacity reduction FS, D/D
Security Sanitize Purge all unused LBA App, D/D
15/21
Samsung ProprietaryeMMC 4.5 – Trim & Discard
Benefits
Reduce write timeout by reducing garbage collection cost
Level 3 over-provision
Trim vs. Discard – misalignment handling
-NAND page
16/21
Samsung ProprietaryEffectiveness of Trim
Trim is useful both for higher throughput and for reducing
performance fluctuation
Write timeout will be shorter if trim is used well
-<Write Performance Fluctuation >
17/21
Samsung ProprietaryeMMC 4.5 – Packed Command
Benefits
Reduces # of discrete I/O CMD processing (usually random
pattern)  higher read and write IOPS
Example of Packed read
Internal data processing can be pipelined if there are multiple
flash chips that can operate in parallel
-CMD
-DAT
-NAND
-RD
-Legacy
-Read
-tR
-(User)
-DATA
-RD
-Meta -User
-DATA
-RD
-Meta -User
-DATA
-tR
-(Meta)
-CMD
-DAT
-NAND
-Packed
-Read
-RD
-HDR
-Meta -User
-DATA-DATA-DATA
-Meta-Meta
-Inter-flash
-interleaving
-User-User
18/21
Samsung ProprietaryeMMC 4.5 – Cache
Benefits
Buffers write operations that usually come in burst  higher
write IOPS, shorter write latency
May interleave read I/O if there is no ongoing flush operation
-CMD
-DAT
-NAND
-WR
-DATA
-tPROG
-WR
-DATA
-tPROG
-WR
-DATA
-tPROG
-Legacy
-Write
-CMD
-DAT
-NAND
-WR
-DATA
-WR
-DATA
-tPROG
-WR
-DATA
-tPROG
-Cached
-Write
-tPROG
-tPROG
-Flush
-DATA
-RD
-tR
19/21
Samsung ProprietaryeMMC 4.5 – Power-off Notify & Sanitize
Power-off notification
eMMC FW could use power-off signal for
-marking where the last write operation happened
-flushing dirty metadata of FW into nonvolatile memory
As a result, eMMC initialization process could be shortened
Sanitize
Secure erase/trim (4.4) – mark data to be securely deleted and
purge at once
Sanitize (4.5) – purge unused data at once  may take huge time
for completion
-Step 1. mark secure erase/trim
-Step 2. purge
-Unused user space (trim/erase)
-Step 1. sanitize
20 / 21 2011.10.17 / Memory Product Planning
Samsung Proprietary
SAMSUNG eMMC 4.5 Schedule
ES sample will be ready in early Dec ‘12 w/o SDR200.
ES sample w/ SDR200 will be ready in the end of 1Q ‘12.
CS sample w/ SDR200 will be ready in 2Q ‘12.
Year
2011 2012
Nov Dec 1Q 2Q 3Q 4Q
4.5 ES
(w/o SDR200)
4.5 CS
(w/SDR200 )
4.5 ES
(w/SDR200 )
Samsung Proprietary
Questions to yejin.moon@samsung.com

More Related Content

What's hot

Linux dma engine
Linux dma engineLinux dma engine
Linux dma engine
pradeep_tewani
 
Q4.11: Next Gen Mobile Storage – UFS
Q4.11: Next Gen Mobile Storage – UFSQ4.11: Next Gen Mobile Storage – UFS
Q4.11: Next Gen Mobile Storage – UFS
Linaro
 
Process Address Space: The way to create virtual address (page table) of user...
Process Address Space: The way to create virtual address (page table) of user...Process Address Space: The way to create virtual address (page table) of user...
Process Address Space: The way to create virtual address (page table) of user...
Adrian Huang
 
What is Universal Flash Storage (UFS)?
What is Universal Flash Storage (UFS)?What is Universal Flash Storage (UFS)?
What is Universal Flash Storage (UFS)?UniversalFlash
 
DDR3
DDR3DDR3
Uboot startup sequence
Uboot startup sequenceUboot startup sequence
Uboot startup sequenceHoucheng Lin
 
Embedded Recipes 2019 - Introduction to JTAG debugging
Embedded Recipes 2019 - Introduction to JTAG debuggingEmbedded Recipes 2019 - Introduction to JTAG debugging
Embedded Recipes 2019 - Introduction to JTAG debugging
Anne Nicolas
 
Linux Kernel - Virtual File System
Linux Kernel - Virtual File SystemLinux Kernel - Virtual File System
Linux Kernel - Virtual File System
Adrian Huang
 
Linux device drivers
Linux device drivers Linux device drivers
AMD EPYC™ Microprocessor Architecture
AMD EPYC™ Microprocessor ArchitectureAMD EPYC™ Microprocessor Architecture
AMD EPYC™ Microprocessor Architecture
AMD
 
The Linux Block Layer - Built for Fast Storage
The Linux Block Layer - Built for Fast StorageThe Linux Block Layer - Built for Fast Storage
The Linux Block Layer - Built for Fast Storage
Kernel TLV
 
U boot porting guide for SoC
U boot porting guide for SoCU boot porting guide for SoC
U boot porting guide for SoCMacpaul Lin
 
Device tree support on arm linux
Device tree support on arm linuxDevice tree support on arm linux
Device tree support on arm linux
Chih-Min Chao
 
Trusted firmware deep_dive_v1.0_
Trusted firmware deep_dive_v1.0_Trusted firmware deep_dive_v1.0_
Trusted firmware deep_dive_v1.0_
Linaro
 
Pcie basic
Pcie basicPcie basic
Pcie basic
Saifuddin Kaijar
 
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_FinalGopi Krishnamurthy
 
DDR, GDDR, HBM Memory : Presentation
DDR, GDDR, HBM Memory : PresentationDDR, GDDR, HBM Memory : Presentation
DDR, GDDR, HBM Memory : Presentation
Subhajit Sahu
 
NVMe overview
NVMe overviewNVMe overview
NVMe overview
Michael Wang
 
Linux Memory Management
Linux Memory ManagementLinux Memory Management
Linux Memory ManagementNi Zo-Ma
 

What's hot (20)

Linux dma engine
Linux dma engineLinux dma engine
Linux dma engine
 
Q4.11: Next Gen Mobile Storage – UFS
Q4.11: Next Gen Mobile Storage – UFSQ4.11: Next Gen Mobile Storage – UFS
Q4.11: Next Gen Mobile Storage – UFS
 
Process Address Space: The way to create virtual address (page table) of user...
Process Address Space: The way to create virtual address (page table) of user...Process Address Space: The way to create virtual address (page table) of user...
Process Address Space: The way to create virtual address (page table) of user...
 
What is Universal Flash Storage (UFS)?
What is Universal Flash Storage (UFS)?What is Universal Flash Storage (UFS)?
What is Universal Flash Storage (UFS)?
 
DDR3
DDR3DDR3
DDR3
 
Uboot startup sequence
Uboot startup sequenceUboot startup sequence
Uboot startup sequence
 
Embedded Recipes 2019 - Introduction to JTAG debugging
Embedded Recipes 2019 - Introduction to JTAG debuggingEmbedded Recipes 2019 - Introduction to JTAG debugging
Embedded Recipes 2019 - Introduction to JTAG debugging
 
Linux Kernel - Virtual File System
Linux Kernel - Virtual File SystemLinux Kernel - Virtual File System
Linux Kernel - Virtual File System
 
Linux device drivers
Linux device drivers Linux device drivers
Linux device drivers
 
AMD EPYC™ Microprocessor Architecture
AMD EPYC™ Microprocessor ArchitectureAMD EPYC™ Microprocessor Architecture
AMD EPYC™ Microprocessor Architecture
 
The Linux Block Layer - Built for Fast Storage
The Linux Block Layer - Built for Fast StorageThe Linux Block Layer - Built for Fast Storage
The Linux Block Layer - Built for Fast Storage
 
U boot porting guide for SoC
U boot porting guide for SoCU boot porting guide for SoC
U boot porting guide for SoC
 
Device tree support on arm linux
Device tree support on arm linuxDevice tree support on arm linux
Device tree support on arm linux
 
Trusted firmware deep_dive_v1.0_
Trusted firmware deep_dive_v1.0_Trusted firmware deep_dive_v1.0_
Trusted firmware deep_dive_v1.0_
 
Pcie basic
Pcie basicPcie basic
Pcie basic
 
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
 
Board Bringup
Board BringupBoard Bringup
Board Bringup
 
DDR, GDDR, HBM Memory : Presentation
DDR, GDDR, HBM Memory : PresentationDDR, GDDR, HBM Memory : Presentation
DDR, GDDR, HBM Memory : Presentation
 
NVMe overview
NVMe overviewNVMe overview
NVMe overview
 
Linux Memory Management
Linux Memory ManagementLinux Memory Management
Linux Memory Management
 

Similar to Q4.11: Introduction to eMMC

Introduction of ram ddr3
Introduction of ram ddr3Introduction of ram ddr3
Introduction of ram ddr3Technocratz
 
Introduction of ram ddr3
Introduction of ram ddr3Introduction of ram ddr3
Introduction of ram ddr3
Jatin Goyal
 
UNIT 3.docx
UNIT 3.docxUNIT 3.docx
UNIT 3.docx
Nagendrababu Vasa
 
Volatile Uses for Persistent Memory
Volatile Uses for Persistent MemoryVolatile Uses for Persistent Memory
Volatile Uses for Persistent Memory
Intel® Software
 
Big Lab Problems Solved with Spectrum Scale: Innovations for the Coral Program
Big Lab Problems Solved with Spectrum Scale: Innovations for the Coral ProgramBig Lab Problems Solved with Spectrum Scale: Innovations for the Coral Program
Big Lab Problems Solved with Spectrum Scale: Innovations for the Coral Program
inside-BigData.com
 
The ideal and reality of NVDIMM RAS
The ideal and reality of NVDIMM RASThe ideal and reality of NVDIMM RAS
The ideal and reality of NVDIMM RAS
Yasunori Goto
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
Srinivas Naidu
 
ARM architcture
ARM architcture ARM architcture
ARM architcture
Hossam Adel
 
SOUG_SDM_OracleDB_V3
SOUG_SDM_OracleDB_V3SOUG_SDM_OracleDB_V3
SOUG_SDM_OracleDB_V3UniFabric
 
DB2 10 & 11 for z/OS System Performance Monitoring and Optimisation
DB2 10 & 11 for z/OS System Performance Monitoring and OptimisationDB2 10 & 11 for z/OS System Performance Monitoring and Optimisation
DB2 10 & 11 for z/OS System Performance Monitoring and Optimisation
John Campbell
 
Modeling of DDR4 Memory and Advanced Verifications of DDR4 Memory Subsystem
Modeling of DDR4 Memory and Advanced Verifications of DDR4 Memory SubsystemModeling of DDR4 Memory and Advanced Verifications of DDR4 Memory Subsystem
Modeling of DDR4 Memory and Advanced Verifications of DDR4 Memory Subsystem
IRJET Journal
 
PowerEdge Rack and Tower Server Masters - AMD Server Memory.pptx
PowerEdge Rack and Tower Server Masters - AMD Server Memory.pptxPowerEdge Rack and Tower Server Masters - AMD Server Memory.pptx
PowerEdge Rack and Tower Server Masters - AMD Server Memory.pptx
NeoKenj
 
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDLIRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET Journal
 
Reimagining HPC Compute and Storage Architecture with Intel Optane Technology
Reimagining HPC Compute and Storage Architecture with Intel Optane TechnologyReimagining HPC Compute and Storage Architecture with Intel Optane Technology
Reimagining HPC Compute and Storage Architecture with Intel Optane Technology
inside-BigData.com
 
L010236974
L010236974L010236974
L010236974
IOSR Journals
 
Basicarchitecturememory
BasicarchitecturememoryBasicarchitecturememory
BasicarchitecturememoryAditya Narang
 
Power 7 Overview
Power 7 OverviewPower 7 Overview
Power 7 Overview
lambertt
 
Transforming your Business with Scale-Out Flash: How MongoDB & Flash Accelera...
Transforming your Business with Scale-Out Flash: How MongoDB & Flash Accelera...Transforming your Business with Scale-Out Flash: How MongoDB & Flash Accelera...
Transforming your Business with Scale-Out Flash: How MongoDB & Flash Accelera...
MongoDB
 

Similar to Q4.11: Introduction to eMMC (20)

Dlm ppt
Dlm pptDlm ppt
Dlm ppt
 
DDR DIMM Design
DDR DIMM DesignDDR DIMM Design
DDR DIMM Design
 
Introduction of ram ddr3
Introduction of ram ddr3Introduction of ram ddr3
Introduction of ram ddr3
 
Introduction of ram ddr3
Introduction of ram ddr3Introduction of ram ddr3
Introduction of ram ddr3
 
UNIT 3.docx
UNIT 3.docxUNIT 3.docx
UNIT 3.docx
 
Volatile Uses for Persistent Memory
Volatile Uses for Persistent MemoryVolatile Uses for Persistent Memory
Volatile Uses for Persistent Memory
 
Big Lab Problems Solved with Spectrum Scale: Innovations for the Coral Program
Big Lab Problems Solved with Spectrum Scale: Innovations for the Coral ProgramBig Lab Problems Solved with Spectrum Scale: Innovations for the Coral Program
Big Lab Problems Solved with Spectrum Scale: Innovations for the Coral Program
 
The ideal and reality of NVDIMM RAS
The ideal and reality of NVDIMM RASThe ideal and reality of NVDIMM RAS
The ideal and reality of NVDIMM RAS
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
 
ARM architcture
ARM architcture ARM architcture
ARM architcture
 
SOUG_SDM_OracleDB_V3
SOUG_SDM_OracleDB_V3SOUG_SDM_OracleDB_V3
SOUG_SDM_OracleDB_V3
 
DB2 10 & 11 for z/OS System Performance Monitoring and Optimisation
DB2 10 & 11 for z/OS System Performance Monitoring and OptimisationDB2 10 & 11 for z/OS System Performance Monitoring and Optimisation
DB2 10 & 11 for z/OS System Performance Monitoring and Optimisation
 
Modeling of DDR4 Memory and Advanced Verifications of DDR4 Memory Subsystem
Modeling of DDR4 Memory and Advanced Verifications of DDR4 Memory SubsystemModeling of DDR4 Memory and Advanced Verifications of DDR4 Memory Subsystem
Modeling of DDR4 Memory and Advanced Verifications of DDR4 Memory Subsystem
 
PowerEdge Rack and Tower Server Masters - AMD Server Memory.pptx
PowerEdge Rack and Tower Server Masters - AMD Server Memory.pptxPowerEdge Rack and Tower Server Masters - AMD Server Memory.pptx
PowerEdge Rack and Tower Server Masters - AMD Server Memory.pptx
 
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDLIRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
 
Reimagining HPC Compute and Storage Architecture with Intel Optane Technology
Reimagining HPC Compute and Storage Architecture with Intel Optane TechnologyReimagining HPC Compute and Storage Architecture with Intel Optane Technology
Reimagining HPC Compute and Storage Architecture with Intel Optane Technology
 
L010236974
L010236974L010236974
L010236974
 
Basicarchitecturememory
BasicarchitecturememoryBasicarchitecturememory
Basicarchitecturememory
 
Power 7 Overview
Power 7 OverviewPower 7 Overview
Power 7 Overview
 
Transforming your Business with Scale-Out Flash: How MongoDB & Flash Accelera...
Transforming your Business with Scale-Out Flash: How MongoDB & Flash Accelera...Transforming your Business with Scale-Out Flash: How MongoDB & Flash Accelera...
Transforming your Business with Scale-Out Flash: How MongoDB & Flash Accelera...
 

More from Linaro

Deep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Deep Learning Neural Network Acceleration at the Edge - Andrea GalloDeep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Deep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Linaro
 
Arm Architecture HPC Workshop Santa Clara 2018 - Kanta Vekaria
Arm Architecture HPC Workshop Santa Clara 2018 - Kanta VekariaArm Architecture HPC Workshop Santa Clara 2018 - Kanta Vekaria
Arm Architecture HPC Workshop Santa Clara 2018 - Kanta Vekaria
Linaro
 
Huawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Huawei’s requirements for the ARM based HPC solution readiness - Joshua MoraHuawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Huawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Linaro
 
Bud17 113: distribution ci using qemu and open qa
Bud17 113: distribution ci using qemu and open qaBud17 113: distribution ci using qemu and open qa
Bud17 113: distribution ci using qemu and open qa
Linaro
 
OpenHPC Automation with Ansible - Renato Golin - Linaro Arm HPC Workshop 2018
OpenHPC Automation with Ansible - Renato Golin - Linaro Arm HPC Workshop 2018OpenHPC Automation with Ansible - Renato Golin - Linaro Arm HPC Workshop 2018
OpenHPC Automation with Ansible - Renato Golin - Linaro Arm HPC Workshop 2018
Linaro
 
HPC network stack on ARM - Linaro HPC Workshop 2018
HPC network stack on ARM - Linaro HPC Workshop 2018HPC network stack on ARM - Linaro HPC Workshop 2018
HPC network stack on ARM - Linaro HPC Workshop 2018
Linaro
 
It just keeps getting better - SUSE enablement for Arm - Linaro HPC Workshop ...
It just keeps getting better - SUSE enablement for Arm - Linaro HPC Workshop ...It just keeps getting better - SUSE enablement for Arm - Linaro HPC Workshop ...
It just keeps getting better - SUSE enablement for Arm - Linaro HPC Workshop ...
Linaro
 
Intelligent Interconnect Architecture to Enable Next Generation HPC - Linaro ...
Intelligent Interconnect Architecture to Enable Next Generation HPC - Linaro ...Intelligent Interconnect Architecture to Enable Next Generation HPC - Linaro ...
Intelligent Interconnect Architecture to Enable Next Generation HPC - Linaro ...
Linaro
 
Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Sant...
Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Sant...Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Sant...
Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Sant...
Linaro
 
Andrew J Younge - Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Su...
Andrew J Younge - Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Su...Andrew J Younge - Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Su...
Andrew J Younge - Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Su...
Linaro
 
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainlineHKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
Linaro
 
HKG18-100K1 - George Grey: Opening Keynote
HKG18-100K1 - George Grey: Opening KeynoteHKG18-100K1 - George Grey: Opening Keynote
HKG18-100K1 - George Grey: Opening Keynote
Linaro
 
HKG18-318 - OpenAMP Workshop
HKG18-318 - OpenAMP WorkshopHKG18-318 - OpenAMP Workshop
HKG18-318 - OpenAMP Workshop
Linaro
 
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainlineHKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
Linaro
 
HKG18-315 - Why the ecosystem is a wonderful thing, warts and all
HKG18-315 - Why the ecosystem is a wonderful thing, warts and allHKG18-315 - Why the ecosystem is a wonderful thing, warts and all
HKG18-315 - Why the ecosystem is a wonderful thing, warts and all
Linaro
 
HKG18- 115 - Partitioning ARM Systems with the Jailhouse Hypervisor
HKG18- 115 - Partitioning ARM Systems with the Jailhouse HypervisorHKG18- 115 - Partitioning ARM Systems with the Jailhouse Hypervisor
HKG18- 115 - Partitioning ARM Systems with the Jailhouse Hypervisor
Linaro
 
HKG18-TR08 - Upstreaming SVE in QEMU
HKG18-TR08 - Upstreaming SVE in QEMUHKG18-TR08 - Upstreaming SVE in QEMU
HKG18-TR08 - Upstreaming SVE in QEMU
Linaro
 
HKG18-113- Secure Data Path work with i.MX8M
HKG18-113- Secure Data Path work with i.MX8MHKG18-113- Secure Data Path work with i.MX8M
HKG18-113- Secure Data Path work with i.MX8M
Linaro
 
HKG18-120 - Devicetree Schema Documentation and Validation
HKG18-120 - Devicetree Schema Documentation and Validation HKG18-120 - Devicetree Schema Documentation and Validation
HKG18-120 - Devicetree Schema Documentation and Validation
Linaro
 
HKG18-223 - Trusted FirmwareM: Trusted boot
HKG18-223 - Trusted FirmwareM: Trusted bootHKG18-223 - Trusted FirmwareM: Trusted boot
HKG18-223 - Trusted FirmwareM: Trusted boot
Linaro
 

More from Linaro (20)

Deep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Deep Learning Neural Network Acceleration at the Edge - Andrea GalloDeep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Deep Learning Neural Network Acceleration at the Edge - Andrea Gallo
 
Arm Architecture HPC Workshop Santa Clara 2018 - Kanta Vekaria
Arm Architecture HPC Workshop Santa Clara 2018 - Kanta VekariaArm Architecture HPC Workshop Santa Clara 2018 - Kanta Vekaria
Arm Architecture HPC Workshop Santa Clara 2018 - Kanta Vekaria
 
Huawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Huawei’s requirements for the ARM based HPC solution readiness - Joshua MoraHuawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Huawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
 
Bud17 113: distribution ci using qemu and open qa
Bud17 113: distribution ci using qemu and open qaBud17 113: distribution ci using qemu and open qa
Bud17 113: distribution ci using qemu and open qa
 
OpenHPC Automation with Ansible - Renato Golin - Linaro Arm HPC Workshop 2018
OpenHPC Automation with Ansible - Renato Golin - Linaro Arm HPC Workshop 2018OpenHPC Automation with Ansible - Renato Golin - Linaro Arm HPC Workshop 2018
OpenHPC Automation with Ansible - Renato Golin - Linaro Arm HPC Workshop 2018
 
HPC network stack on ARM - Linaro HPC Workshop 2018
HPC network stack on ARM - Linaro HPC Workshop 2018HPC network stack on ARM - Linaro HPC Workshop 2018
HPC network stack on ARM - Linaro HPC Workshop 2018
 
It just keeps getting better - SUSE enablement for Arm - Linaro HPC Workshop ...
It just keeps getting better - SUSE enablement for Arm - Linaro HPC Workshop ...It just keeps getting better - SUSE enablement for Arm - Linaro HPC Workshop ...
It just keeps getting better - SUSE enablement for Arm - Linaro HPC Workshop ...
 
Intelligent Interconnect Architecture to Enable Next Generation HPC - Linaro ...
Intelligent Interconnect Architecture to Enable Next Generation HPC - Linaro ...Intelligent Interconnect Architecture to Enable Next Generation HPC - Linaro ...
Intelligent Interconnect Architecture to Enable Next Generation HPC - Linaro ...
 
Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Sant...
Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Sant...Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Sant...
Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Sant...
 
Andrew J Younge - Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Su...
Andrew J Younge - Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Su...Andrew J Younge - Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Su...
Andrew J Younge - Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Su...
 
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainlineHKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
 
HKG18-100K1 - George Grey: Opening Keynote
HKG18-100K1 - George Grey: Opening KeynoteHKG18-100K1 - George Grey: Opening Keynote
HKG18-100K1 - George Grey: Opening Keynote
 
HKG18-318 - OpenAMP Workshop
HKG18-318 - OpenAMP WorkshopHKG18-318 - OpenAMP Workshop
HKG18-318 - OpenAMP Workshop
 
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainlineHKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline
 
HKG18-315 - Why the ecosystem is a wonderful thing, warts and all
HKG18-315 - Why the ecosystem is a wonderful thing, warts and allHKG18-315 - Why the ecosystem is a wonderful thing, warts and all
HKG18-315 - Why the ecosystem is a wonderful thing, warts and all
 
HKG18- 115 - Partitioning ARM Systems with the Jailhouse Hypervisor
HKG18- 115 - Partitioning ARM Systems with the Jailhouse HypervisorHKG18- 115 - Partitioning ARM Systems with the Jailhouse Hypervisor
HKG18- 115 - Partitioning ARM Systems with the Jailhouse Hypervisor
 
HKG18-TR08 - Upstreaming SVE in QEMU
HKG18-TR08 - Upstreaming SVE in QEMUHKG18-TR08 - Upstreaming SVE in QEMU
HKG18-TR08 - Upstreaming SVE in QEMU
 
HKG18-113- Secure Data Path work with i.MX8M
HKG18-113- Secure Data Path work with i.MX8MHKG18-113- Secure Data Path work with i.MX8M
HKG18-113- Secure Data Path work with i.MX8M
 
HKG18-120 - Devicetree Schema Documentation and Validation
HKG18-120 - Devicetree Schema Documentation and Validation HKG18-120 - Devicetree Schema Documentation and Validation
HKG18-120 - Devicetree Schema Documentation and Validation
 
HKG18-223 - Trusted FirmwareM: Trusted boot
HKG18-223 - Trusted FirmwareM: Trusted bootHKG18-223 - Trusted FirmwareM: Trusted boot
HKG18-223 - Trusted FirmwareM: Trusted boot
 

Recently uploaded

Search and Society: Reimagining Information Access for Radical Futures
Search and Society: Reimagining Information Access for Radical FuturesSearch and Society: Reimagining Information Access for Radical Futures
Search and Society: Reimagining Information Access for Radical Futures
Bhaskar Mitra
 
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptxIOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
Abida Shariff
 
Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*
Frank van Harmelen
 
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdfFIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance
 
UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4
DianaGray10
 
Accelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingAccelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish Caching
Thijs Feryn
 
Essentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with ParametersEssentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with Parameters
Safe Software
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
Alan Dix
 
Knowledge engineering: from people to machines and back
Knowledge engineering: from people to machines and backKnowledge engineering: from people to machines and back
Knowledge engineering: from people to machines and back
Elena Simperl
 
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Ramesh Iyer
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
Guy Korland
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance
 
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 previewState of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
Prayukth K V
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance
 
Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...
Product School
 
Connector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a buttonConnector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a button
DianaGray10
 
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Thierry Lestable
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
The Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and SalesThe Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and Sales
Laura Byrne
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
Kari Kakkonen
 

Recently uploaded (20)

Search and Society: Reimagining Information Access for Radical Futures
Search and Society: Reimagining Information Access for Radical FuturesSearch and Society: Reimagining Information Access for Radical Futures
Search and Society: Reimagining Information Access for Radical Futures
 
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptxIOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
 
Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*
 
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdfFIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
 
UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4
 
Accelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingAccelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish Caching
 
Essentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with ParametersEssentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with Parameters
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
 
Knowledge engineering: from people to machines and back
Knowledge engineering: from people to machines and backKnowledge engineering: from people to machines and back
Knowledge engineering: from people to machines and back
 
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
 
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 previewState of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
 
Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...
 
Connector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a buttonConnector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a button
 
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
The Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and SalesThe Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and Sales
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
 

Q4.11: Introduction to eMMC

  • 1. Samsung Proprietary Introduction of eMMC Yejin Moon Product Planning & Application Samsung Electronics Nov. 2011
  • 3. 3/21 Samsung Proprietary eMMC 4.3  2 boot partitions and 1 user data partition eMMC 4.4  RPMB partition is added  4 general purpose partitions and enhanced user data area can be set in normal user data area Multi Partition Normal User Data Area Boot 1 Boot 2 RPMB (Secure Data) General Purpose Partition Enhanced User data area(SLC mode) Partitions NAND type Default Size Remarks Boot Area Partition 1 SLC Mode 128KB Size as multiple of 128KB (max. 32MB) Boot Area Partition 2 SLC Mode 128KB Size as multiple of 128KB (max. 32MB) RPMB Area Partition SLC Mode 128KB Size as multiple of 128KB (max. 32MB) General Purpose Partitions MLC “or” Enhanced Area 0KB Available size can be seen by following: (EXT_CSD[145]* 82 + EXT_CSD[144]* 81 +EXT_CSD[143]) * HC_WP_GPR_SIZE*HC_ERASE_GPR_SIZE * 512KB byte User Data Area Enhanced Area SLC Mode 0KB Start address  multiple of Write Protect Group size Default Area MLC 93.1%
  • 4. 4/21 Samsung ProprietaryRPMB(Replay Protect Memory Block) Key RPMB (hidden) Prevents illegal data copy or access Only handled by security key (SHA-256) When host tries to access to RPMB, a) Host reads key the counter value to generate MAC (token) using SHA-256 algorithm b) The host sends the generated MAC to eMMC controller c) eMMC controller reads the key which was pre-loaded by host and the counter value to generate MAC using SHA-256 d) Compares two MAC. If two keys are identical, RPMB access is allowed eMMC SHA-256 SHA-256 Host Key MAC Ⓐ Ⓑ Ⓒ Ⓓ Ⓔ * Host should provide SHA-256 Counter Counter * Each counter includes the # of success to access RPMB
  • 5. 5/21 Samsung ProprietaryTRIM Mark data that is invalid. Similar to STL_Delete() Trim data should be shown as “0” or “1” (by JEDEC) [SAMSUNG] trim data is shown as “0” Candidate for merging Invalid dataAll data are candidate for merging Valid data Invalid data No TRIM : Do not know whether the data is valid or not TRIM : eMMC knows whether the data is valid or not
  • 6. 6/21 Samsung ProprietarySecure TRIM/Erase  Sanitize Secure Trim/Erase Step 1: marks data which is logically deleted Step 2 : Actual secure purge operation is executed  secure purge: overwrite single character not only to trimed blocks but also to data which was generated by internal operation like wear-leveling, and then erase physically  The more data in step 1, the longer step 2. * Between step 1 and step 2, other operations can be executed Secure Trim and Secure Erase are identical except operation unit -Secure Erase: erase unit is Erase Group size (512KB) -Secure Trim : step1: sector based size(512byte) step2: purge unit is Write Group size(512KB) VFX는 어떻게 되어져 있지? Valid data Trim data Purge Operation Write Single Character (1 or 0) 0xFF 0xFF 0xFF Merge valid data to new block 0xFF 0xFF 0xFF Erase original data
  • 7. 7/21 Samsung Proprietary eMMC4.41 eMMC4.5 Clock Frequency ~ 52MHz DDR (104MB/s) ~ 200MHz (SDR) Pin Count (w/o Power pin) 11 11 H/W reset Yes Yes Alternative Boot Yes Yes Multi-Partition Yes Yes Simultaneous Partition Access No No Performance Trim Yes Yes Discard No Yes Security RPMB Yes Yes Secure Erase Yes Sanitizer Secure Trim Yes Performance High Priority Interrupt Yes Yes Back Ground Operation Yes Yes Packed CMD No Yes Data Tag No Yes Context ID No Yes Cache Operation No Yes Reliability Dynamic Capacity No Yes Remarkable changes in eMMC4.4 : Performance and Security Additional features of performance and reliability in eMMC 4.5 eMMC Version Comparison
  • 9. 9/21 Samsung ProprietaryHPI(High Priority Interrupt) DAT CMD Write Stop Read High priority Interrupt Write SLC: max 2ms MLC: max 10ms Max 1ms Read stops ongoing write operation and then read data within a specific time aborts ongoing writing operation by CMD 12 [SAMSUNG] Reliable Write, Write, Secure Trim, Trim, Secure Erase, Erase can be interrupted by HPI If read/ write partition is different, additional partition switching time is needed for changing partition
  • 10. 10/21 Samsung ProprietaryBackground Operation Host gives free time to the device. During this time device can do housekeeping like merge operation. Host should check that necessity (4 levels) of background operation Helps to improve performance Level Descriptions 0 No operation required 1 Background operation which is not critical 2 Background operation which impacts on performance 3 Background operation which is critical [Background operation] Not operating Doing Maintenance
  • 11. 11/21 Samsung ProprietaryData Atomicity Sudden Power Off Or abnormal case Reliable Write Sector #1 Sector #2 Sector #3 Sector #12 Sector #13 Sector #14…… Roll-back to start point Sector #1 Sector #2 Sector #3 Sector #4 Sector #5 Sector #6Write Sudden Power Off Or abnormal case Normal Reliable Write (eMMC4.4) The old data that logical address point must retain unchanged until a new data is successfully written to the same logical address Reliable write sector (EXT_CSD[222]) : 1 or 255 Enhanced Reliable Write – Sector based Atomicity (eMMC4.41) SAMSUNG eMMC supports both eMMC 4.4 and eMMC4.41 Flexible “reliable write sector count” support : from 1 to 255
  • 13. 13/21 Samsung ProprietaryeMMC Feature Summary Basic features for mass storagea + base memory for mobile environment High performance – DDR, HS200, packed command, cache Low latency – HPI, background op, cache Low cost (unified storage) – boot, partition Hint – trim, discard, data tag, partition attribute, power-off notification, RTC, dynamic capacity Security – RPMB, secure trim/erase, sanitize Version Features 4.3 Booting, sleep, reliable write 4.4 DDR mode, partition, trim, security enhancement 4.41 Background operation, HPI (High Priority Interrupt) 4.5 Higher data rate (SDR 200MHz), data tag, partition attribute, discard, power-off notification, RTC, dynamic capacity, packed command, cache, sanitize
  • 14. 14/21 Samsung ProprietaryeMMC 4.5 Features Most features can be utilized by host & need host driver support Category Features Meaning Where to change Performance HS200 MMC interface speed increases (104200Mbps) HW Packed CMD Vectored read/write command (ex. readv/writev) D/D Cache Write-back & flush like HDD D/D Hint Discard Mark unused LBA without zero-filling (ex. Deleted files) D/D Context ID Specify context ID for write command (ex. File, task) App, FS, D/D Data tag Specify data tag for write command (ex. FS meta) App, FS, D/D Partition type Specify GPAP type (system code, non-persistent) D/D Power-off notify Host shall not intentionally power-off device without notification D/D RTC Send RTC info to device (App,) D/D Dynamic capacity Device request host for capacity reduction FS, D/D Security Sanitize Purge all unused LBA App, D/D
  • 15. 15/21 Samsung ProprietaryeMMC 4.5 – Trim & Discard Benefits Reduce write timeout by reducing garbage collection cost Level 3 over-provision Trim vs. Discard – misalignment handling -NAND page
  • 16. 16/21 Samsung ProprietaryEffectiveness of Trim Trim is useful both for higher throughput and for reducing performance fluctuation Write timeout will be shorter if trim is used well -<Write Performance Fluctuation >
  • 17. 17/21 Samsung ProprietaryeMMC 4.5 – Packed Command Benefits Reduces # of discrete I/O CMD processing (usually random pattern)  higher read and write IOPS Example of Packed read Internal data processing can be pipelined if there are multiple flash chips that can operate in parallel -CMD -DAT -NAND -RD -Legacy -Read -tR -(User) -DATA -RD -Meta -User -DATA -RD -Meta -User -DATA -tR -(Meta) -CMD -DAT -NAND -Packed -Read -RD -HDR -Meta -User -DATA-DATA-DATA -Meta-Meta -Inter-flash -interleaving -User-User
  • 18. 18/21 Samsung ProprietaryeMMC 4.5 – Cache Benefits Buffers write operations that usually come in burst  higher write IOPS, shorter write latency May interleave read I/O if there is no ongoing flush operation -CMD -DAT -NAND -WR -DATA -tPROG -WR -DATA -tPROG -WR -DATA -tPROG -Legacy -Write -CMD -DAT -NAND -WR -DATA -WR -DATA -tPROG -WR -DATA -tPROG -Cached -Write -tPROG -tPROG -Flush -DATA -RD -tR
  • 19. 19/21 Samsung ProprietaryeMMC 4.5 – Power-off Notify & Sanitize Power-off notification eMMC FW could use power-off signal for -marking where the last write operation happened -flushing dirty metadata of FW into nonvolatile memory As a result, eMMC initialization process could be shortened Sanitize Secure erase/trim (4.4) – mark data to be securely deleted and purge at once Sanitize (4.5) – purge unused data at once  may take huge time for completion -Step 1. mark secure erase/trim -Step 2. purge -Unused user space (trim/erase) -Step 1. sanitize
  • 20. 20 / 21 2011.10.17 / Memory Product Planning Samsung Proprietary SAMSUNG eMMC 4.5 Schedule ES sample will be ready in early Dec ‘12 w/o SDR200. ES sample w/ SDR200 will be ready in the end of 1Q ‘12. CS sample w/ SDR200 will be ready in 2Q ‘12. Year 2011 2012 Nov Dec 1Q 2Q 3Q 4Q 4.5 ES (w/o SDR200) 4.5 CS (w/SDR200 ) 4.5 ES (w/SDR200 )
  • 21. Samsung Proprietary Questions to yejin.moon@samsung.com