SlideShare a Scribd company logo
Computer Organization And
Architecture
Presented by :Maskur Al Shal Sabil
ID: IT18021
Dept : Information & Communication Technology
Mawlana Bhashani Science & Technology University
10/20/2020 1IT18021
Learning Outcome
• Floating Point Representation
• IEEE 754 Standards For Floating Point
Representation
• Single Precision
• Double Precision
• Single Precision Addition
10/20/2020 IT18021 2
Floating Point
Representation
The floating point representation does not reserve any
specific number of bits for the integer part or the
fractional part. Instead it reserve a certain point for
the number and a certain number of bit where within
that number the decimal place sits called the
exponent.
10/20/2020 IT18021 3
IEEE 754 Floating point
representation
According to IEEE754 standard, the floating point
number is represented in following ways:
• Half Precision(16bit):1 sign bit,5 bit exponent & 10
bit mantissa
• Single Precision(32bit):1 sign bit,8 bit exponent &
23 bit mantissa
• Double Precision(64bit):1 sign bit,11 bit exponent &
52bit mantissa
• Extend precision(128bit):1 sign bit,15bit exponent &
112 bit mantissa
10/20/2020 IT18021 4
Floating Point
Representation
10/20/2020 IT18021 5
The floating point representation has two part : the one
signed part called the mantissa and other called the
exponent.
(sign) × mantissa × 2exponent
Sign Bit Exponent Mantissa
Decimal To Binary
Conversion
10/20/2020 IT18021 6
(55.35)10 = (?)2
(55)10=(110111)2
(0.35)10 = (010110)2
(45.45)10=(110111.010110)2
32 16 8 4 2 1
1 1 0 1 1 1
0.35 × 2 0 .7
0.7× 2 1 .4
.4 × 2 0 .8
.8× 2 1 .6
.6 × 2 1 .2
.2× 2 0 .4
Scientific Notation
- 1.602 ×10-19
sign significand Base Exponent
10/20/2020 IT18021 7
IEEE 32-bit floating
point representation
10/20/2020 IT18021 8
1-bit 8 -bit 23- bit
Number representation: (-1)S × 1.M× 2E-127
Sign Bit Biased Exponent Trailing Significand bit or
Mantissa
IEEE 32-bit floating point
representation
(45.45)10=(101101.011100)2
Step -1: Normalize the number
Step-2: Take the exponent and mantissa.
Step-3:Find. the bias exponent by adding 127
Step-3:Normalize the mantissa by adding 1.
Step -4:Set the sign bit 0 if positive otherwise 1 .
For n bit exponent bias is 2n-1-1
10/20/2020 IT18021 9
IEEE 32-bit floating point
representation
10/20/2020 IT18021 10
(45.45)10 = (?)2
(45)10=(101101)2
(0.45)10 = (011100)2
(45.45)10=(101101.011100)2
32 16 8 4 2 1
1 0 1 1 0 1
0.45 × 2 0 .9
0.9 × 2 1 .8
.8 × 2 1 .6
.6 × 2 1 .2
.2 × 2 0 .4
.4 × 2 0 .8
IEEE 32-bit floating point
representation
(45.45)10=(101101.011100)2
101101.011100 = 1.01101011100 × 25
Here bias exponent = 5 + 127 = 132
mantissa=01101011100
1-bit 8 -bit 23- bit
10/20/2020 IT18021 11
Sign Bit Biased Exponent Trailling Significand bit or
Mantissa
IEEE 32-bit floating point
representation
(132)10=(?)2
128 64 32 16 8 4 2 1
1 0 0 0 0 1 0 0
(132)10=(10000100)2
10/20/2020 IT18021 12
0 10000100 01101011100110011001100
1-bit 8 -bit 23- bit
IEEE 64-bit floating point
representation
1bit 11bits 52bits
Here we use 211-1 – 1 = 1023 as bias value.
10/20/2020 IT18021 13
Sign Bit Biased Exponent Trailling Significand bit or
Mantissa
IEEE 64-bit floating point
representation
(45.45)10=(101101.011100)2
101101.011100 = 1.01101011100 × 25
Here bias exponent = 5 + 1023=1028= (10000000100)2
mantissa=01101011100
1-bit 11 -bits 52- bits
10/20/2020 IT18021 14
0 10000000100 01101011100110011001100……
Convert Floating Point To
Decimal
0100 0000 0100 0110 1011 0000 0000 0000
exponent Mantissa
Number representation: (-1)S × 1.M× 2E-127
S=0
E=(1000000)2=(64)
10
M =(.100 0110 1011 0000 0000 0000 )2=
(0.5537109375)10
(-1)0 × 1.5537109375 × 2 64-127 = 1.68453677×10−19
10/20/2020 IT18021 15
Addition of floating point
First consider addition in base 10 if exponent is the
same the just add the significand
5.0E+2
+7.0E+2
12.0E+2=1.2E+3
10/20/2020 IT18021 16
Addition of floating point
1.2232E+3 + 4.211E+5
First Normalize to higher exponent
a. Find the difference between exponents
b. Shift smaller number right by that amount
1.2232E+3=.012232E+5
10/20/2020 IT18021 17
Addition of floating point
4.211 E+5
+ 0.012232 E+5
4.223232 E+5
10/20/2020 IT18021 18
32Bit floating point addition
a 0 1101 0111 111 0011 1010 0000 1100 0011
b 0 1101 0111 000 1110 0101 1111 0001 1100
Find the 32 bit floating point number representation of
a+b .
Here,
e=(11010111)= (215)10
m= (111 0011 1010 0000 1100 0011)
10/20/2020 IT18021 19
32Bit floating point
addition
a= (-1)0 × 1. 111 0011 1010 0000 1100 0011 × 2127-215
=1.111 0011 1010 0000 1100 0011 × 212
e=(11010111)= (215)10
m= 000 1110 0101 1111 0001 1100
b= 1. 000 1110 0101 1111 0001 1100 × 212
+ a= 1.111 0011 1010 0000 1100 0011 × 212
11 . 000 0 001 1111 1111 1101 1111 × 212
10/20/2020 IT18021 20

More Related Content

What's hot

Binary addition.pptx
Binary addition.pptxBinary addition.pptx
Binary addition.pptx
Pooja Dixit
 
Division algorithm
Division algorithmDivision algorithm
Division algorithm
SnehalataAgasti
 
3.codes( binary code ,excess 3, gray code )
3.codes( binary code ,excess 3, gray code )3.codes( binary code ,excess 3, gray code )
3.codes( binary code ,excess 3, gray code )
MdFazleRabbi18
 
Number system
Number systemNumber system
Number system
Mantra VLSI
 
digital logic design number system
digital logic design number systemdigital logic design number system
digital logic design number system
Nallapati Anindra
 
Digital Electronics- Number systems & codes
Digital Electronics- Number systems & codes Digital Electronics- Number systems & codes
Digital Electronics- Number systems & codes
VandanaPagar1
 
Integer Representation
Integer RepresentationInteger Representation
Integer Representation
gavhays
 
Digital logic design part1
Digital logic design part1Digital logic design part1
Digital logic design part1
Vaagdevi College of Engineering
 
Multiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchartMultiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchart
Tanjarul Islam Mishu
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
DeepikaDG1
 
Counters
CountersCounters
Counters
Abhilash Nair
 
Lecture 01 dld 2018
Lecture 01 dld  2018Lecture 01 dld  2018
Lecture 01 dld 2018
Tanveer Hussain
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
foyez ahammad
 
Unit 4-booth algorithm
Unit 4-booth algorithmUnit 4-booth algorithm
Unit 4-booth algorithm
vishal choudhary
 
Circular link list.ppt
Circular link list.pptCircular link list.ppt
Circular link list.ppt
Tirthika Bandi
 
Codes
CodesCodes
Parallel Adder and Subtractor
Parallel Adder and SubtractorParallel Adder and Subtractor
Parallel Adder and Subtractor
Smit Shah
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
Jayanshu Gundaniya
 
Bcd
BcdBcd
Restoring & Non-Restoring Division Algorithm By Sania Nisar
Restoring & Non-Restoring Division Algorithm By Sania NisarRestoring & Non-Restoring Division Algorithm By Sania Nisar
Restoring & Non-Restoring Division Algorithm By Sania Nisar
Sania Nisar
 

What's hot (20)

Binary addition.pptx
Binary addition.pptxBinary addition.pptx
Binary addition.pptx
 
Division algorithm
Division algorithmDivision algorithm
Division algorithm
 
3.codes( binary code ,excess 3, gray code )
3.codes( binary code ,excess 3, gray code )3.codes( binary code ,excess 3, gray code )
3.codes( binary code ,excess 3, gray code )
 
Number system
Number systemNumber system
Number system
 
digital logic design number system
digital logic design number systemdigital logic design number system
digital logic design number system
 
Digital Electronics- Number systems & codes
Digital Electronics- Number systems & codes Digital Electronics- Number systems & codes
Digital Electronics- Number systems & codes
 
Integer Representation
Integer RepresentationInteger Representation
Integer Representation
 
Digital logic design part1
Digital logic design part1Digital logic design part1
Digital logic design part1
 
Multiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchartMultiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchart
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
 
Counters
CountersCounters
Counters
 
Lecture 01 dld 2018
Lecture 01 dld  2018Lecture 01 dld  2018
Lecture 01 dld 2018
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
 
Unit 4-booth algorithm
Unit 4-booth algorithmUnit 4-booth algorithm
Unit 4-booth algorithm
 
Circular link list.ppt
Circular link list.pptCircular link list.ppt
Circular link list.ppt
 
Codes
CodesCodes
Codes
 
Parallel Adder and Subtractor
Parallel Adder and SubtractorParallel Adder and Subtractor
Parallel Adder and Subtractor
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Bcd
BcdBcd
Bcd
 
Restoring & Non-Restoring Division Algorithm By Sania Nisar
Restoring & Non-Restoring Division Algorithm By Sania NisarRestoring & Non-Restoring Division Algorithm By Sania Nisar
Restoring & Non-Restoring Division Algorithm By Sania Nisar
 

Similar to IEEE floating point representation

IEEE 754 Standards For Floating Point Representation.pdf
IEEE 754 Standards For Floating Point   Representation.pdfIEEE 754 Standards For Floating Point   Representation.pdf
IEEE 754 Standards For Floating Point Representation.pdf
kkumaraditya301
 
Data types - things you have to know!
Data types - things you have to know!Data types - things you have to know!
Data types - things you have to know!
Karol Sobiesiak
 
unit-i-number-systems.pdf
unit-i-number-systems.pdfunit-i-number-systems.pdf
unit-i-number-systems.pdf
RameshK531901
 
Unit 1 PDF.pptx
Unit 1 PDF.pptxUnit 1 PDF.pptx
Unit 1 PDF.pptx
ChandraV13
 
06 floating point
06 floating point06 floating point
06 floating point
Piyush Rochwani
 
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
Rai University
 
International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and Development
IJERD Editor
 
Digital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systemsDigital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systems
Imran Waris
 
digital logic circuits, digital component floting and fixed point
digital logic circuits, digital component floting and fixed pointdigital logic circuits, digital component floting and fixed point
digital logic circuits, digital component floting and fixed point
Rai University
 
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
Rai University
 
DLD-Introduction.pptx
DLD-Introduction.pptxDLD-Introduction.pptx
DLD-Introduction.pptx
UzairAhmadWalana
 
Logic Design 2009
Logic Design 2009Logic Design 2009
Logic Design 2009
lionking
 
digital-electronics.pptx
digital-electronics.pptxdigital-electronics.pptx
digital-electronics.pptx
sulekhasaxena2
 
Introduction to Information Technology Lecture 2
Introduction to Information Technology Lecture 2Introduction to Information Technology Lecture 2
Introduction to Information Technology Lecture 2
MikeCrea
 
Chpater 6
Chpater 6Chpater 6
Chpater 6
EasyStudy3
 
Comp Arithmetic Basic.ppt
Comp Arithmetic Basic.pptComp Arithmetic Basic.ppt
Comp Arithmetic Basic.ppt
skatiarrahaman
 
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptxchapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
Surendra Loya
 
Chapter 1 digital design.pptx
Chapter 1 digital design.pptxChapter 1 digital design.pptx
Chapter 1 digital design.pptx
AliaaTarek5
 
digital-systems-and-binary-numbers1.pptx
digital-systems-and-binary-numbers1.pptxdigital-systems-and-binary-numbers1.pptx
digital-systems-and-binary-numbers1.pptx
RameshK531901
 
Floating Point Numbers
Floating Point NumbersFloating Point Numbers
Floating Point Numbers
Jason Ricardo Thomas
 

Similar to IEEE floating point representation (20)

IEEE 754 Standards For Floating Point Representation.pdf
IEEE 754 Standards For Floating Point   Representation.pdfIEEE 754 Standards For Floating Point   Representation.pdf
IEEE 754 Standards For Floating Point Representation.pdf
 
Data types - things you have to know!
Data types - things you have to know!Data types - things you have to know!
Data types - things you have to know!
 
unit-i-number-systems.pdf
unit-i-number-systems.pdfunit-i-number-systems.pdf
unit-i-number-systems.pdf
 
Unit 1 PDF.pptx
Unit 1 PDF.pptxUnit 1 PDF.pptx
Unit 1 PDF.pptx
 
06 floating point
06 floating point06 floating point
06 floating point
 
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
 
International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and Development
 
Digital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systemsDigital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systems
 
digital logic circuits, digital component floting and fixed point
digital logic circuits, digital component floting and fixed pointdigital logic circuits, digital component floting and fixed point
digital logic circuits, digital component floting and fixed point
 
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
 
DLD-Introduction.pptx
DLD-Introduction.pptxDLD-Introduction.pptx
DLD-Introduction.pptx
 
Logic Design 2009
Logic Design 2009Logic Design 2009
Logic Design 2009
 
digital-electronics.pptx
digital-electronics.pptxdigital-electronics.pptx
digital-electronics.pptx
 
Introduction to Information Technology Lecture 2
Introduction to Information Technology Lecture 2Introduction to Information Technology Lecture 2
Introduction to Information Technology Lecture 2
 
Chpater 6
Chpater 6Chpater 6
Chpater 6
 
Comp Arithmetic Basic.ppt
Comp Arithmetic Basic.pptComp Arithmetic Basic.ppt
Comp Arithmetic Basic.ppt
 
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptxchapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
 
Chapter 1 digital design.pptx
Chapter 1 digital design.pptxChapter 1 digital design.pptx
Chapter 1 digital design.pptx
 
digital-systems-and-binary-numbers1.pptx
digital-systems-and-binary-numbers1.pptxdigital-systems-and-binary-numbers1.pptx
digital-systems-and-binary-numbers1.pptx
 
Floating Point Numbers
Floating Point NumbersFloating Point Numbers
Floating Point Numbers
 

Recently uploaded

DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
Hitesh Mohapatra
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
heavyhaig
 
2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt
PuktoonEngr
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
Rahul
 
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student MemberIEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
VICTOR MAESTRE RAMIREZ
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
NidhalKahouli2
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
SUTEJAS
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
IJNSA Journal
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
Mukeshwaran Balu
 
Properties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptxProperties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptx
MDSABBIROJJAMANPAYEL
 
PPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testingPPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testing
anoopmanoharan2
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
Low power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniquesLow power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniques
nooriasukmaningtyas
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
rpskprasana
 
bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
Divyam548318
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
Dr Ramhari Poudyal
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
wisnuprabawa3
 
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptxML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
JamalHussainArman
 
International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...
gerogepatton
 

Recently uploaded (20)

DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
 
2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
 
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student MemberIEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
 
Properties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptxProperties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptx
 
PPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testingPPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testing
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
Low power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniquesLow power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniques
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
 
bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
 
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptxML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
 
International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...
 

IEEE floating point representation

  • 1. Computer Organization And Architecture Presented by :Maskur Al Shal Sabil ID: IT18021 Dept : Information & Communication Technology Mawlana Bhashani Science & Technology University 10/20/2020 1IT18021
  • 2. Learning Outcome • Floating Point Representation • IEEE 754 Standards For Floating Point Representation • Single Precision • Double Precision • Single Precision Addition 10/20/2020 IT18021 2
  • 3. Floating Point Representation The floating point representation does not reserve any specific number of bits for the integer part or the fractional part. Instead it reserve a certain point for the number and a certain number of bit where within that number the decimal place sits called the exponent. 10/20/2020 IT18021 3
  • 4. IEEE 754 Floating point representation According to IEEE754 standard, the floating point number is represented in following ways: • Half Precision(16bit):1 sign bit,5 bit exponent & 10 bit mantissa • Single Precision(32bit):1 sign bit,8 bit exponent & 23 bit mantissa • Double Precision(64bit):1 sign bit,11 bit exponent & 52bit mantissa • Extend precision(128bit):1 sign bit,15bit exponent & 112 bit mantissa 10/20/2020 IT18021 4
  • 5. Floating Point Representation 10/20/2020 IT18021 5 The floating point representation has two part : the one signed part called the mantissa and other called the exponent. (sign) × mantissa × 2exponent Sign Bit Exponent Mantissa
  • 6. Decimal To Binary Conversion 10/20/2020 IT18021 6 (55.35)10 = (?)2 (55)10=(110111)2 (0.35)10 = (010110)2 (45.45)10=(110111.010110)2 32 16 8 4 2 1 1 1 0 1 1 1 0.35 × 2 0 .7 0.7× 2 1 .4 .4 × 2 0 .8 .8× 2 1 .6 .6 × 2 1 .2 .2× 2 0 .4
  • 7. Scientific Notation - 1.602 ×10-19 sign significand Base Exponent 10/20/2020 IT18021 7
  • 8. IEEE 32-bit floating point representation 10/20/2020 IT18021 8 1-bit 8 -bit 23- bit Number representation: (-1)S × 1.M× 2E-127 Sign Bit Biased Exponent Trailing Significand bit or Mantissa
  • 9. IEEE 32-bit floating point representation (45.45)10=(101101.011100)2 Step -1: Normalize the number Step-2: Take the exponent and mantissa. Step-3:Find. the bias exponent by adding 127 Step-3:Normalize the mantissa by adding 1. Step -4:Set the sign bit 0 if positive otherwise 1 . For n bit exponent bias is 2n-1-1 10/20/2020 IT18021 9
  • 10. IEEE 32-bit floating point representation 10/20/2020 IT18021 10 (45.45)10 = (?)2 (45)10=(101101)2 (0.45)10 = (011100)2 (45.45)10=(101101.011100)2 32 16 8 4 2 1 1 0 1 1 0 1 0.45 × 2 0 .9 0.9 × 2 1 .8 .8 × 2 1 .6 .6 × 2 1 .2 .2 × 2 0 .4 .4 × 2 0 .8
  • 11. IEEE 32-bit floating point representation (45.45)10=(101101.011100)2 101101.011100 = 1.01101011100 × 25 Here bias exponent = 5 + 127 = 132 mantissa=01101011100 1-bit 8 -bit 23- bit 10/20/2020 IT18021 11 Sign Bit Biased Exponent Trailling Significand bit or Mantissa
  • 12. IEEE 32-bit floating point representation (132)10=(?)2 128 64 32 16 8 4 2 1 1 0 0 0 0 1 0 0 (132)10=(10000100)2 10/20/2020 IT18021 12 0 10000100 01101011100110011001100 1-bit 8 -bit 23- bit
  • 13. IEEE 64-bit floating point representation 1bit 11bits 52bits Here we use 211-1 – 1 = 1023 as bias value. 10/20/2020 IT18021 13 Sign Bit Biased Exponent Trailling Significand bit or Mantissa
  • 14. IEEE 64-bit floating point representation (45.45)10=(101101.011100)2 101101.011100 = 1.01101011100 × 25 Here bias exponent = 5 + 1023=1028= (10000000100)2 mantissa=01101011100 1-bit 11 -bits 52- bits 10/20/2020 IT18021 14 0 10000000100 01101011100110011001100……
  • 15. Convert Floating Point To Decimal 0100 0000 0100 0110 1011 0000 0000 0000 exponent Mantissa Number representation: (-1)S × 1.M× 2E-127 S=0 E=(1000000)2=(64) 10 M =(.100 0110 1011 0000 0000 0000 )2= (0.5537109375)10 (-1)0 × 1.5537109375 × 2 64-127 = 1.68453677×10−19 10/20/2020 IT18021 15
  • 16. Addition of floating point First consider addition in base 10 if exponent is the same the just add the significand 5.0E+2 +7.0E+2 12.0E+2=1.2E+3 10/20/2020 IT18021 16
  • 17. Addition of floating point 1.2232E+3 + 4.211E+5 First Normalize to higher exponent a. Find the difference between exponents b. Shift smaller number right by that amount 1.2232E+3=.012232E+5 10/20/2020 IT18021 17
  • 18. Addition of floating point 4.211 E+5 + 0.012232 E+5 4.223232 E+5 10/20/2020 IT18021 18
  • 19. 32Bit floating point addition a 0 1101 0111 111 0011 1010 0000 1100 0011 b 0 1101 0111 000 1110 0101 1111 0001 1100 Find the 32 bit floating point number representation of a+b . Here, e=(11010111)= (215)10 m= (111 0011 1010 0000 1100 0011) 10/20/2020 IT18021 19
  • 20. 32Bit floating point addition a= (-1)0 × 1. 111 0011 1010 0000 1100 0011 × 2127-215 =1.111 0011 1010 0000 1100 0011 × 212 e=(11010111)= (215)10 m= 000 1110 0101 1111 0001 1100 b= 1. 000 1110 0101 1111 0001 1100 × 212 + a= 1.111 0011 1010 0000 1100 0011 × 212 11 . 000 0 001 1111 1111 1101 1111 × 212 10/20/2020 IT18021 20