SlideShare a Scribd company logo
1 of 19
Download to read offline
Down to the Bottom:
         Innovation from Below

                    Dae Young KIM
                  Chungnam Nat’l Univ.
                   cnu.ac.kr/~dykim

20-May-06/KCIST         dykim@cnu.ac.kr   1
Internet Hurdles
       Quality of Service
       Multicast
       Mobility
       Security
       …




20-May-06/KCIST   dykim@cnu.ac.kr   2
Why Internet fails
       Internet tries to implement the
        advanced features in the IP layer.
       Yet, essential networking features
        should be implemented within the
        (sub-)Network Layer and below, not in
        the Internetworking (IP) Layer.
       IP just for global addressing & reach
           “Connectivity is its own reward.”

20-May-06/KCIST     dykim@cnu.ac.kr        3
Network Design Goals
       Provide essential features intrinsic
           QoS
           Multicast
           Fast mobility
                Availability of L1 and L2 information
           Security
           …
       Instantaneous seamless (w/o
        signaling) transport of BE IP packets
20-May-06/KCIST         dykim@cnu.ac.kr           4
Back to the Basics
       Circuit Switching:          Packet Switching
          Guaranteed QoS              Best-effort

          Expensive                   Cheap

          Wasteful of                 Exploiting the

           bandwidth                    bandwidth
          CO operation                CL operation

          Telco-centric               Computer-centric




20-May-06/KCIST    dykim@cnu.ac.kr             5
Circuit Switching is Expensive?
       Due to:
          Over-specification; five-9 in OAM&P, MTBF, ...

          Network is too smart

          Telco Monopoly

       Can be made drastically cheaper:
          Loosened specs

             Data is over 90% of all

             Packet back-up is available

          TDM chips are cheap

          Open-ended competition among network/service

           providers

20-May-06/KCIST     dykim@cnu.ac.kr          6
Circuit over Packet
       Circuit emulation not e2e scalable
         Too many states to manage

         Excessive consumption of resources

       Circuit-like, but never really is one.
       Hop-by-Hop emulation an alternative
       Challenge: Uncompressed HDTV for
        military/medical/physics applications

20-May-06/KCIST   dykim@cnu.ac.kr    7
Packet over Circuit
       QoS comes as default.
       Less states management
       States (quasi-)static, not dynamic
       Can be made to load BE packets
        signaling-free onto circuits
       Multicast may come intrinsic
       Ckt better for security enforcement

20-May-06/KCIST   dykim@cnu.ac.kr   8
Now What?
       Ultimately, people will expect you to deliver
        uncompromised HDTV in the same pipe as you do
        IP packets.
       Until then, they'll never be happy, you'll never be
        dismissed.
       Sorry, the world is divided into two, and you have
        to take a side:
          either Packet or Circuit

       Or you're just a believer in the theory:
          They'll eternally go in parallel, like railways;

          Always two pipes to your home and office.




20-May-06/KCIST      dykim@cnu.ac.kr            9
Two Schools
       Circuit over Packet
           IEEE 802.1as: A/V Bridging
           QoS WiFi?
       Packet over Circuit
           Hybrid Switching
           FireWire (IEEE 1394)
           Bluetooth
           WiMAX / WiBro

20-May-06/KCIST    dykim@cnu.ac.kr       10
Hybrid Switched Network
       Based on synchronous slots
       Hybrid Transfer Mode (HTM)
           QoS data taking on slots periodically
           BE packets flows thru the rest of slots
       Hybrid Switch
           TDM switch + Packet switch



20-May-06/KCIST     dykim@cnu.ac.kr       11
HTM: Hybrid Transfer Mode
        User
                                                                   Header
             t0 t1 t2 t3
                                                                    CO slot
         A                          Buffer                            CL slot

                                                                   Idle slot
         B                                   To Remote
         C

         D


    A    B     B    D      B    B    C   B   A    B   B   B   B   B     C       B
        Cycle1                 Cycle2            Cycle3           Cycle4

20-May-06/KCIST                dykim@cnu.ac.kr                    12
Slot format
                        10        9            8          7         6              5          4         3          2            1
                         H eader                                                       P a y lo a d



                         S lo t f o r m a t

01     P a y lo a d 1        10       P a y lo a d 2     11       P a y lo a d 3         01       P a y lo a d 1       00           P a y lo a d 2


             C L t r a f f ic                                 C O t r a f f ic                C L t r a f f ic              I d le t r a f f ic


     0 0 ; I d le s lo t , 0 1 ; S t a r t o f C L t y p e , 1 0 ; C o n t in u a n c e M e a s a g e o f C L T y p e 1 1 ; C O t y p e




20-May-06/KCIST                                        dykim@cnu.ac.kr                                                      13
HTM Switch Structure

                                    R o u t in g M o d u le




                                        C o o r d in a t o r
                          A d m is s io n C o n t r o l/ C o n t r o l
                              S ig n a lin g P r o c e s s in g




            C o n tro l              T D M S w itc h


              D a ta


20-May-06/KCIST           dykim@cnu.ac.kr                                14
Hybrid Switch

                                                                                                 Buffer
                                          R outer                  H eader          H ig h P r io r it y   L o w P r io r it y
                                          M o d u le             I n s e r t io n

                        Packet                  table lookup
                   r e a s s e m b le r

                                                                                                  O utput
                      H eader
                                                                                                    S lo t
                    E x tracter                                C ut-through




                                                                                                                                  Interface
                                                                                                 Inserter
                                CL
      S e r ia l
                       CO /CL
                     C la s s if ie r


                                              S w it c h M o d u le
                                CO




20-May-06/KCIST                                  dykim@cnu.ac.kr                                                                 15
IEEE 802.1as: A/V Bridging
    - synchronized switches -




20-May-06/KCIST   dykim@cnu.ac.kr   16
IEEE 802.1AS: A/V Bridging
    - topology & connectivity -




20-May-06/KCIST   dykim@cnu.ac.kr   17
Conclusion
       Implementing advanced features in
        the IP layer is a false dream.
       IP simply for connectivity
           Hour- or wine- glass model
       Seek innovation with smart design in
        the lower layers.



20-May-06/KCIST     dykim@cnu.ac.kr      18
References
       D. Y. Kim, “Hybrid Switching”, internal
        notes and papers, 1996~
       http://www.ieee802.org/1/pages/avb
        ridges.html




20-May-06/KCIST   dykim@cnu.ac.kr    19

More Related Content

What's hot

MPLS Concepts and Fundamentals
MPLS Concepts and FundamentalsMPLS Concepts and Fundamentals
MPLS Concepts and FundamentalsShawn Zandi
 
E-UTRAN R10/LTE-Advanced Delta
E-UTRAN R10/LTE-Advanced DeltaE-UTRAN R10/LTE-Advanced Delta
E-UTRAN R10/LTE-Advanced DeltaLeliwa
 
Improving Distributed TCP Caching for Wireless Sensor Networks
Improving Distributed TCP Caching for Wireless Sensor NetworksImproving Distributed TCP Caching for Wireless Sensor Networks
Improving Distributed TCP Caching for Wireless Sensor NetworksAhmed Ayadi
 
BTC107 4 Studio Timing
BTC107 4 Studio TimingBTC107 4 Studio Timing
BTC107 4 Studio TimingMartin Uren
 
Delay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil Masurkar
Delay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil MasurkarDelay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil Masurkar
Delay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil MasurkarAkhil Masurkar
 
Ethernet VPN - Layer 2 Scalability
Ethernet VPN - Layer 2 ScalabilityEthernet VPN - Layer 2 Scalability
Ethernet VPN - Layer 2 ScalabilityShivlu Jain
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)ijceronline
 
Juniper MPLS Tutorial by Soricelli
Juniper MPLS Tutorial by SoricelliJuniper MPLS Tutorial by Soricelli
Juniper MPLS Tutorial by SoricelliFebrian ‎
 
Sfp transceivers
Sfp transceiversSfp transceivers
Sfp transceiversCBO GmbH
 
Cisco 刘洋 从“路由”回归“交换”
Cisco 刘洋 从“路由”回归“交换”Cisco 刘洋 从“路由”回归“交换”
Cisco 刘洋 从“路由”回归“交换”guiyingshenxia
 

What's hot (19)

G31048051
G31048051G31048051
G31048051
 
MPLS & BASIC LDP
MPLS & BASIC LDPMPLS & BASIC LDP
MPLS & BASIC LDP
 
Forouzan ppp
Forouzan pppForouzan ppp
Forouzan ppp
 
MPLS Concepts and Fundamentals
MPLS Concepts and FundamentalsMPLS Concepts and Fundamentals
MPLS Concepts and Fundamentals
 
E-UTRAN R10/LTE-Advanced Delta
E-UTRAN R10/LTE-Advanced DeltaE-UTRAN R10/LTE-Advanced Delta
E-UTRAN R10/LTE-Advanced Delta
 
Improving Distributed TCP Caching for Wireless Sensor Networks
Improving Distributed TCP Caching for Wireless Sensor NetworksImproving Distributed TCP Caching for Wireless Sensor Networks
Improving Distributed TCP Caching for Wireless Sensor Networks
 
Qfx3500
Qfx3500Qfx3500
Qfx3500
 
BTC107 4 Studio Timing
BTC107 4 Studio TimingBTC107 4 Studio Timing
BTC107 4 Studio Timing
 
Delay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil Masurkar
Delay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil MasurkarDelay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil Masurkar
Delay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil Masurkar
 
Mpls technology
Mpls technologyMpls technology
Mpls technology
 
Ethernet VPN - Layer 2 Scalability
Ethernet VPN - Layer 2 ScalabilityEthernet VPN - Layer 2 Scalability
Ethernet VPN - Layer 2 Scalability
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
 
Dvb s2-vcm
Dvb s2-vcmDvb s2-vcm
Dvb s2-vcm
 
Dvb s2-vcm
Dvb s2-vcmDvb s2-vcm
Dvb s2-vcm
 
Chap05 gtp 03_kh
Chap05 gtp 03_khChap05 gtp 03_kh
Chap05 gtp 03_kh
 
Juniper MPLS Tutorial by Soricelli
Juniper MPLS Tutorial by SoricelliJuniper MPLS Tutorial by Soricelli
Juniper MPLS Tutorial by Soricelli
 
Sfp transceivers
Sfp transceiversSfp transceivers
Sfp transceivers
 
Mpls
MplsMpls
Mpls
 
Cisco 刘洋 从“路由”回归“交换”
Cisco 刘洋 从“路由”回归“交换”Cisco 刘洋 从“路由”回归“交换”
Cisco 刘洋 从“路由”回归“交换”
 

Viewers also liked

Audinate avb white paper v1.2
Audinate avb white paper v1.2Audinate avb white paper v1.2
Audinate avb white paper v1.2Bob Vanden Burgt
 
Systèmes embarqués critiques
Systèmes embarqués critiquesSystèmes embarqués critiques
Systèmes embarqués critiquesMarc Daumas
 
Networking 101 part 2 for ai
Networking 101 part 2 for aiNetworking 101 part 2 for ai
Networking 101 part 2 for aiursus006
 
Excelfore Ethernet AVB Software Architecture on ARM Cortex SOCs (White Paper)
Excelfore Ethernet AVB Software Architecture on ARM Cortex SOCs (White Paper)Excelfore Ethernet AVB Software Architecture on ARM Cortex SOCs (White Paper)
Excelfore Ethernet AVB Software Architecture on ARM Cortex SOCs (White Paper)shrinathAcharya
 
Excelfore releases Full Ethernet AVB Stack for ADAS and Infotainment Endpoint...
Excelfore releases Full Ethernet AVB Stack for ADAS and Infotainment Endpoint...Excelfore releases Full Ethernet AVB Stack for ADAS and Infotainment Endpoint...
Excelfore releases Full Ethernet AVB Stack for ADAS and Infotainment Endpoint...shrinathAcharya
 
What you can do with cisco avb
What you can do with cisco avbWhat you can do with cisco avb
What you can do with cisco avbIT Tech
 
9.) audio video ethernet (avb cobra net dante)
9.) audio video ethernet (avb cobra net dante)9.) audio video ethernet (avb cobra net dante)
9.) audio video ethernet (avb cobra net dante)Jeff Green
 
Module Consolidation: Combining Safety-Critical Automotive Applications with ...
Module Consolidation: Combining Safety-Critical Automotive Applications with ...Module Consolidation: Combining Safety-Critical Automotive Applications with ...
Module Consolidation: Combining Safety-Critical Automotive Applications with ...Design World
 
Introduction de la journée de prospective industrielle d'ASR
Introduction de la journée de prospective industrielle d'ASRIntroduction de la journée de prospective industrielle d'ASR
Introduction de la journée de prospective industrielle d'ASRMarc Daumas
 

Viewers also liked (10)

Audinate avb white paper v1.2
Audinate avb white paper v1.2Audinate avb white paper v1.2
Audinate avb white paper v1.2
 
AVB intro
AVB introAVB intro
AVB intro
 
Systèmes embarqués critiques
Systèmes embarqués critiquesSystèmes embarqués critiques
Systèmes embarqués critiques
 
Networking 101 part 2 for ai
Networking 101 part 2 for aiNetworking 101 part 2 for ai
Networking 101 part 2 for ai
 
Excelfore Ethernet AVB Software Architecture on ARM Cortex SOCs (White Paper)
Excelfore Ethernet AVB Software Architecture on ARM Cortex SOCs (White Paper)Excelfore Ethernet AVB Software Architecture on ARM Cortex SOCs (White Paper)
Excelfore Ethernet AVB Software Architecture on ARM Cortex SOCs (White Paper)
 
Excelfore releases Full Ethernet AVB Stack for ADAS and Infotainment Endpoint...
Excelfore releases Full Ethernet AVB Stack for ADAS and Infotainment Endpoint...Excelfore releases Full Ethernet AVB Stack for ADAS and Infotainment Endpoint...
Excelfore releases Full Ethernet AVB Stack for ADAS and Infotainment Endpoint...
 
What you can do with cisco avb
What you can do with cisco avbWhat you can do with cisco avb
What you can do with cisco avb
 
9.) audio video ethernet (avb cobra net dante)
9.) audio video ethernet (avb cobra net dante)9.) audio video ethernet (avb cobra net dante)
9.) audio video ethernet (avb cobra net dante)
 
Module Consolidation: Combining Safety-Critical Automotive Applications with ...
Module Consolidation: Combining Safety-Critical Automotive Applications with ...Module Consolidation: Combining Safety-Critical Automotive Applications with ...
Module Consolidation: Combining Safety-Critical Automotive Applications with ...
 
Introduction de la journée de prospective industrielle d'ASR
Introduction de la journée de prospective industrielle d'ASRIntroduction de la journée de prospective industrielle d'ASR
Introduction de la journée de prospective industrielle d'ASR
 

Similar to Hybrid Switching dyk06

PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUES
PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUESPERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUES
PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUESIRJET Journal
 
Modified rts cts exchange mechanism for manet
Modified rts cts exchange mechanism for manetModified rts cts exchange mechanism for manet
Modified rts cts exchange mechanism for manetIAEME Publication
 
Design and Analysis of Sequential Elements for Low Power Clocking System with...
Design and Analysis of Sequential Elements for Low Power Clocking System with...Design and Analysis of Sequential Elements for Low Power Clocking System with...
Design and Analysis of Sequential Elements for Low Power Clocking System with...IJERA Editor
 
Introduction to PDH & SDH technology.pdf
Introduction to PDH & SDH technology.pdfIntroduction to PDH & SDH technology.pdf
Introduction to PDH & SDH technology.pdfjonatanmedeirosgomes1
 
Circuit Emulation for Bulk Transfers in Distributed Storage and Clouds
Circuit Emulation for Bulk Transfers in Distributed Storage and CloudsCircuit Emulation for Bulk Transfers in Distributed Storage and Clouds
Circuit Emulation for Bulk Transfers in Distributed Storage and CloudsTokyo University of Science
 
IRJET- An Evaluation of the Performance Parameters of CMOS and CNTFET based D...
IRJET- An Evaluation of the Performance Parameters of CMOS and CNTFET based D...IRJET- An Evaluation of the Performance Parameters of CMOS and CNTFET based D...
IRJET- An Evaluation of the Performance Parameters of CMOS and CNTFET based D...IRJET Journal
 
TZ4Fabric: Executing Smart Contracts with ARM TrustZone
TZ4Fabric: Executing Smart Contracts with ARM TrustZoneTZ4Fabric: Executing Smart Contracts with ARM TrustZone
TZ4Fabric: Executing Smart Contracts with ARM TrustZoneLEGATO project
 
IRJET- A Novel Design of Flip Flop and its Application in Up Counter
IRJET-  	  A Novel Design of Flip Flop and its Application in Up CounterIRJET-  	  A Novel Design of Flip Flop and its Application in Up Counter
IRJET- A Novel Design of Flip Flop and its Application in Up CounterIRJET Journal
 
CommScope's Multi-Tenant Data Center (MTDC) Solutions
CommScope's Multi-Tenant Data Center (MTDC) SolutionsCommScope's Multi-Tenant Data Center (MTDC) Solutions
CommScope's Multi-Tenant Data Center (MTDC) SolutionsKamlesh Patel
 
Comparative Analysis of Efficient Designs of D Latch using 32nm CMOS Technology
Comparative Analysis of Efficient Designs of D Latch using 32nm CMOS TechnologyComparative Analysis of Efficient Designs of D Latch using 32nm CMOS Technology
Comparative Analysis of Efficient Designs of D Latch using 32nm CMOS Technologyijtsrd
 
ARP_L2-3a_Redundancia-LAN-STP_v2_20201127.pdf
ARP_L2-3a_Redundancia-LAN-STP_v2_20201127.pdfARP_L2-3a_Redundancia-LAN-STP_v2_20201127.pdf
ARP_L2-3a_Redundancia-LAN-STP_v2_20201127.pdfanonymus45
 
IRJET- A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
IRJET-  	  A Novel 5 Stage MTCNT Delay Line at 32nm Technology NodeIRJET-  	  A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
IRJET- A Novel 5 Stage MTCNT Delay Line at 32nm Technology NodeIRJET Journal
 
Iaetsd an mtcmos technique for optimizing low
Iaetsd an mtcmos technique for optimizing lowIaetsd an mtcmos technique for optimizing low
Iaetsd an mtcmos technique for optimizing lowIaetsd Iaetsd
 
On a Hybrid Packets-and-Circuits Switching Logic
On a Hybrid Packets-and-Circuits Switching LogicOn a Hybrid Packets-and-Circuits Switching Logic
On a Hybrid Packets-and-Circuits Switching LogicTokyo University of Science
 
Nano_PI_rvw
Nano_PI_rvwNano_PI_rvw
Nano_PI_rvwRaj Nair
 

Similar to Hybrid Switching dyk06 (20)

PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUES
PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUESPERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUES
PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUES
 
Modified rts cts exchange mechanism for manet
Modified rts cts exchange mechanism for manetModified rts cts exchange mechanism for manet
Modified rts cts exchange mechanism for manet
 
Design and Analysis of Sequential Elements for Low Power Clocking System with...
Design and Analysis of Sequential Elements for Low Power Clocking System with...Design and Analysis of Sequential Elements for Low Power Clocking System with...
Design and Analysis of Sequential Elements for Low Power Clocking System with...
 
Introduction to PDH & SDH technology.pdf
Introduction to PDH & SDH technology.pdfIntroduction to PDH & SDH technology.pdf
Introduction to PDH & SDH technology.pdf
 
Circuit Emulation for Bulk Transfers in Distributed Storage and Clouds
Circuit Emulation for Bulk Transfers in Distributed Storage and CloudsCircuit Emulation for Bulk Transfers in Distributed Storage and Clouds
Circuit Emulation for Bulk Transfers in Distributed Storage and Clouds
 
IRJET- An Evaluation of the Performance Parameters of CMOS and CNTFET based D...
IRJET- An Evaluation of the Performance Parameters of CMOS and CNTFET based D...IRJET- An Evaluation of the Performance Parameters of CMOS and CNTFET based D...
IRJET- An Evaluation of the Performance Parameters of CMOS and CNTFET based D...
 
How to Cisco ACI Multi-Pod
How to Cisco ACI Multi-PodHow to Cisco ACI Multi-Pod
How to Cisco ACI Multi-Pod
 
Ijciet 10 02_067
Ijciet 10 02_067Ijciet 10 02_067
Ijciet 10 02_067
 
TZ4Fabric: Executing Smart Contracts with ARM TrustZone
TZ4Fabric: Executing Smart Contracts with ARM TrustZoneTZ4Fabric: Executing Smart Contracts with ARM TrustZone
TZ4Fabric: Executing Smart Contracts with ARM TrustZone
 
Bc36330333
Bc36330333Bc36330333
Bc36330333
 
IRJET- A Novel Design of Flip Flop and its Application in Up Counter
IRJET-  	  A Novel Design of Flip Flop and its Application in Up CounterIRJET-  	  A Novel Design of Flip Flop and its Application in Up Counter
IRJET- A Novel Design of Flip Flop and its Application in Up Counter
 
CommScope's Multi-Tenant Data Center (MTDC) Solutions
CommScope's Multi-Tenant Data Center (MTDC) SolutionsCommScope's Multi-Tenant Data Center (MTDC) Solutions
CommScope's Multi-Tenant Data Center (MTDC) Solutions
 
Comparative Analysis of Efficient Designs of D Latch using 32nm CMOS Technology
Comparative Analysis of Efficient Designs of D Latch using 32nm CMOS TechnologyComparative Analysis of Efficient Designs of D Latch using 32nm CMOS Technology
Comparative Analysis of Efficient Designs of D Latch using 32nm CMOS Technology
 
ARP_L2-3a_Redundancia-LAN-STP_v2_20201127.pdf
ARP_L2-3a_Redundancia-LAN-STP_v2_20201127.pdfARP_L2-3a_Redundancia-LAN-STP_v2_20201127.pdf
ARP_L2-3a_Redundancia-LAN-STP_v2_20201127.pdf
 
Otn septiembre
Otn septiembreOtn septiembre
Otn septiembre
 
H010335563
H010335563H010335563
H010335563
 
IRJET- A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
IRJET-  	  A Novel 5 Stage MTCNT Delay Line at 32nm Technology NodeIRJET-  	  A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
IRJET- A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
 
Iaetsd an mtcmos technique for optimizing low
Iaetsd an mtcmos technique for optimizing lowIaetsd an mtcmos technique for optimizing low
Iaetsd an mtcmos technique for optimizing low
 
On a Hybrid Packets-and-Circuits Switching Logic
On a Hybrid Packets-and-Circuits Switching LogicOn a Hybrid Packets-and-Circuits Switching Logic
On a Hybrid Packets-and-Circuits Switching Logic
 
Nano_PI_rvw
Nano_PI_rvwNano_PI_rvw
Nano_PI_rvw
 

More from DaeYoung (DY) KIM

Four Commanderies of Han were in modern Liaoxi
Four Commanderies of Han were in modern LiaoxiFour Commanderies of Han were in modern Liaoxi
Four Commanderies of Han were in modern LiaoxiDaeYoung (DY) KIM
 
The Far-East Ancestors of Magyars: A Historical and Linguistic Excavation
The Far-East Ancestors of Magyars: A Historical and Linguistic ExcavationThe Far-East Ancestors of Magyars: A Historical and Linguistic Excavation
The Far-East Ancestors of Magyars: A Historical and Linguistic ExcavationDaeYoung (DY) KIM
 
dQ12 dancing across_oceans_feb13_2012-v5.1
dQ12 dancing across_oceans_feb13_2012-v5.1dQ12 dancing across_oceans_feb13_2012-v5.1
dQ12 dancing across_oceans_feb13_2012-v5.1DaeYoung (DY) KIM
 
37 e culture wg session report
37 e culture wg session report37 e culture wg session report
37 e culture wg session reportDaeYoung (DY) KIM
 
2014 dQ14_dancing in space_v.0
2014 dQ14_dancing in space_v.02014 dQ14_dancing in space_v.0
2014 dQ14_dancing in space_v.0DaeYoung (DY) KIM
 
Dq12 dancing across_oceans_feb13_2012-v5.1
Dq12 dancing across_oceans_feb13_2012-v5.1Dq12 dancing across_oceans_feb13_2012-v5.1
Dq12 dancing across_oceans_feb13_2012-v5.1DaeYoung (DY) KIM
 
Issues on Open Web and PKI in Corea
Issues on Open Web and PKI in CoreaIssues on Open Web and PKI in Corea
Issues on Open Web and PKI in CoreaDaeYoung (DY) KIM
 
Minimum-Bandwidth Nyquist-Rate Signaling
Minimum-Bandwidth Nyquist-Rate SignalingMinimum-Bandwidth Nyquist-Rate Signaling
Minimum-Bandwidth Nyquist-Rate SignalingDaeYoung (DY) KIM
 
Some Thoughts on Loc/ID Separation
Some Thoughts on Loc/ID SeparationSome Thoughts on Loc/ID Separation
Some Thoughts on Loc/ID SeparationDaeYoung (DY) KIM
 

More from DaeYoung (DY) KIM (20)

Four Commanderies of Han were in modern Liaoxi
Four Commanderies of Han were in modern LiaoxiFour Commanderies of Han were in modern Liaoxi
Four Commanderies of Han were in modern Liaoxi
 
The Far-East Ancestors of Magyars: A Historical and Linguistic Excavation
The Far-East Ancestors of Magyars: A Historical and Linguistic ExcavationThe Far-East Ancestors of Magyars: A Historical and Linguistic Excavation
The Far-East Ancestors of Magyars: A Historical and Linguistic Excavation
 
cyber performance @krnet30
cyber performance @krnet30cyber performance @krnet30
cyber performance @krnet30
 
Cyberperformance@bd
Cyberperformance@bdCyberperformance@bd
Cyberperformance@bd
 
Live cp d_q19_ver5.1
Live cp d_q19_ver5.1Live cp d_q19_ver5.1
Live cp d_q19_ver5.1
 
APAN Backbone Growth
APAN Backbone GrowthAPAN Backbone Growth
APAN Backbone Growth
 
dQ12 dancing across_oceans_feb13_2012-v5.1
dQ12 dancing across_oceans_feb13_2012-v5.1dQ12 dancing across_oceans_feb13_2012-v5.1
dQ12 dancing across_oceans_feb13_2012-v5.1
 
37 e culture wg session report
37 e culture wg session report37 e culture wg session report
37 e culture wg session report
 
2014 dQ14_dancing in space_v.0
2014 dQ14_dancing in space_v.02014 dQ14_dancing in space_v.0
2014 dQ14_dancing in space_v.0
 
2013 dQ13_time_v4
2013 dQ13_time_v42013 dQ13_time_v4
2013 dQ13_time_v4
 
2011 new delhi
2011 new delhi2011 new delhi
2011 new delhi
 
2012 good bye mr tom
2012 good bye mr tom2012 good bye mr tom
2012 good bye mr tom
 
Dq12 dancing across_oceans_feb13_2012-v5.1
Dq12 dancing across_oceans_feb13_2012-v5.1Dq12 dancing across_oceans_feb13_2012-v5.1
Dq12 dancing across_oceans_feb13_2012-v5.1
 
Issues on Open Web and PKI in Corea
Issues on Open Web and PKI in CoreaIssues on Open Web and PKI in Corea
Issues on Open Web and PKI in Corea
 
What to name how to route
What to name how to routeWhat to name how to route
What to name how to route
 
NARA
NARANARA
NARA
 
Digital Dividend
Digital DividendDigital Dividend
Digital Dividend
 
Minimum-Bandwidth Nyquist-Rate Signaling
Minimum-Bandwidth Nyquist-Rate SignalingMinimum-Bandwidth Nyquist-Rate Signaling
Minimum-Bandwidth Nyquist-Rate Signaling
 
Internet Corea
Internet CoreaInternet Corea
Internet Corea
 
Some Thoughts on Loc/ID Separation
Some Thoughts on Loc/ID SeparationSome Thoughts on Loc/ID Separation
Some Thoughts on Loc/ID Separation
 

Recently uploaded

Event-Driven Architecture Masterclass: Challenges in Stream Processing
Event-Driven Architecture Masterclass: Challenges in Stream ProcessingEvent-Driven Architecture Masterclass: Challenges in Stream Processing
Event-Driven Architecture Masterclass: Challenges in Stream ProcessingScyllaDB
 
AI in Action: Real World Use Cases by Anitaraj
AI in Action: Real World Use Cases by AnitarajAI in Action: Real World Use Cases by Anitaraj
AI in Action: Real World Use Cases by AnitarajAnitaRaj43
 
Frisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdf
Frisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdfFrisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdf
Frisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdfAnubhavMangla3
 
Harnessing Passkeys in the Battle Against AI-Powered Cyber Threats.pptx
Harnessing Passkeys in the Battle Against AI-Powered Cyber Threats.pptxHarnessing Passkeys in the Battle Against AI-Powered Cyber Threats.pptx
Harnessing Passkeys in the Battle Against AI-Powered Cyber Threats.pptxFIDO Alliance
 
WebAssembly is Key to Better LLM Performance
WebAssembly is Key to Better LLM PerformanceWebAssembly is Key to Better LLM Performance
WebAssembly is Key to Better LLM PerformanceSamy Fodil
 
Working together SRE & Platform Engineering
Working together SRE & Platform EngineeringWorking together SRE & Platform Engineering
Working together SRE & Platform EngineeringMarcus Vechiato
 
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...TrustArc
 
Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...
Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...
Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...ScyllaDB
 
State of the Smart Building Startup Landscape 2024!
State of the Smart Building Startup Landscape 2024!State of the Smart Building Startup Landscape 2024!
State of the Smart Building Startup Landscape 2024!Memoori
 
Tales from a Passkey Provider Progress from Awareness to Implementation.pptx
Tales from a Passkey Provider  Progress from Awareness to Implementation.pptxTales from a Passkey Provider  Progress from Awareness to Implementation.pptx
Tales from a Passkey Provider Progress from Awareness to Implementation.pptxFIDO Alliance
 
How we scaled to 80K users by doing nothing!.pdf
How we scaled to 80K users by doing nothing!.pdfHow we scaled to 80K users by doing nothing!.pdf
How we scaled to 80K users by doing nothing!.pdfSrushith Repakula
 
WebRTC and SIP not just audio and video @ OpenSIPS 2024
WebRTC and SIP not just audio and video @ OpenSIPS 2024WebRTC and SIP not just audio and video @ OpenSIPS 2024
WebRTC and SIP not just audio and video @ OpenSIPS 2024Lorenzo Miniero
 
Introduction to FIDO Authentication and Passkeys.pptx
Introduction to FIDO Authentication and Passkeys.pptxIntroduction to FIDO Authentication and Passkeys.pptx
Introduction to FIDO Authentication and Passkeys.pptxFIDO Alliance
 
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...marcuskenyatta275
 
Hyatt driving innovation and exceptional customer experiences with FIDO passw...
Hyatt driving innovation and exceptional customer experiences with FIDO passw...Hyatt driving innovation and exceptional customer experiences with FIDO passw...
Hyatt driving innovation and exceptional customer experiences with FIDO passw...FIDO Alliance
 
AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)
AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)
AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)Samir Dash
 
Intro to Passkeys and the State of Passwordless.pptx
Intro to Passkeys and the State of Passwordless.pptxIntro to Passkeys and the State of Passwordless.pptx
Intro to Passkeys and the State of Passwordless.pptxFIDO Alliance
 
JohnPollard-hybrid-app-RailsConf2024.pptx
JohnPollard-hybrid-app-RailsConf2024.pptxJohnPollard-hybrid-app-RailsConf2024.pptx
JohnPollard-hybrid-app-RailsConf2024.pptxJohnPollard37
 
Top 10 CodeIgniter Development Companies
Top 10 CodeIgniter Development CompaniesTop 10 CodeIgniter Development Companies
Top 10 CodeIgniter Development CompaniesTopCSSGallery
 
How to Check GPS Location with a Live Tracker in Pakistan
How to Check GPS Location with a Live Tracker in PakistanHow to Check GPS Location with a Live Tracker in Pakistan
How to Check GPS Location with a Live Tracker in Pakistandanishmna97
 

Recently uploaded (20)

Event-Driven Architecture Masterclass: Challenges in Stream Processing
Event-Driven Architecture Masterclass: Challenges in Stream ProcessingEvent-Driven Architecture Masterclass: Challenges in Stream Processing
Event-Driven Architecture Masterclass: Challenges in Stream Processing
 
AI in Action: Real World Use Cases by Anitaraj
AI in Action: Real World Use Cases by AnitarajAI in Action: Real World Use Cases by Anitaraj
AI in Action: Real World Use Cases by Anitaraj
 
Frisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdf
Frisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdfFrisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdf
Frisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdf
 
Harnessing Passkeys in the Battle Against AI-Powered Cyber Threats.pptx
Harnessing Passkeys in the Battle Against AI-Powered Cyber Threats.pptxHarnessing Passkeys in the Battle Against AI-Powered Cyber Threats.pptx
Harnessing Passkeys in the Battle Against AI-Powered Cyber Threats.pptx
 
WebAssembly is Key to Better LLM Performance
WebAssembly is Key to Better LLM PerformanceWebAssembly is Key to Better LLM Performance
WebAssembly is Key to Better LLM Performance
 
Working together SRE & Platform Engineering
Working together SRE & Platform EngineeringWorking together SRE & Platform Engineering
Working together SRE & Platform Engineering
 
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
 
Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...
Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...
Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...
 
State of the Smart Building Startup Landscape 2024!
State of the Smart Building Startup Landscape 2024!State of the Smart Building Startup Landscape 2024!
State of the Smart Building Startup Landscape 2024!
 
Tales from a Passkey Provider Progress from Awareness to Implementation.pptx
Tales from a Passkey Provider  Progress from Awareness to Implementation.pptxTales from a Passkey Provider  Progress from Awareness to Implementation.pptx
Tales from a Passkey Provider Progress from Awareness to Implementation.pptx
 
How we scaled to 80K users by doing nothing!.pdf
How we scaled to 80K users by doing nothing!.pdfHow we scaled to 80K users by doing nothing!.pdf
How we scaled to 80K users by doing nothing!.pdf
 
WebRTC and SIP not just audio and video @ OpenSIPS 2024
WebRTC and SIP not just audio and video @ OpenSIPS 2024WebRTC and SIP not just audio and video @ OpenSIPS 2024
WebRTC and SIP not just audio and video @ OpenSIPS 2024
 
Introduction to FIDO Authentication and Passkeys.pptx
Introduction to FIDO Authentication and Passkeys.pptxIntroduction to FIDO Authentication and Passkeys.pptx
Introduction to FIDO Authentication and Passkeys.pptx
 
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...
 
Hyatt driving innovation and exceptional customer experiences with FIDO passw...
Hyatt driving innovation and exceptional customer experiences with FIDO passw...Hyatt driving innovation and exceptional customer experiences with FIDO passw...
Hyatt driving innovation and exceptional customer experiences with FIDO passw...
 
AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)
AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)
AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)
 
Intro to Passkeys and the State of Passwordless.pptx
Intro to Passkeys and the State of Passwordless.pptxIntro to Passkeys and the State of Passwordless.pptx
Intro to Passkeys and the State of Passwordless.pptx
 
JohnPollard-hybrid-app-RailsConf2024.pptx
JohnPollard-hybrid-app-RailsConf2024.pptxJohnPollard-hybrid-app-RailsConf2024.pptx
JohnPollard-hybrid-app-RailsConf2024.pptx
 
Top 10 CodeIgniter Development Companies
Top 10 CodeIgniter Development CompaniesTop 10 CodeIgniter Development Companies
Top 10 CodeIgniter Development Companies
 
How to Check GPS Location with a Live Tracker in Pakistan
How to Check GPS Location with a Live Tracker in PakistanHow to Check GPS Location with a Live Tracker in Pakistan
How to Check GPS Location with a Live Tracker in Pakistan
 

Hybrid Switching dyk06

  • 1. Down to the Bottom: Innovation from Below Dae Young KIM Chungnam Nat’l Univ. cnu.ac.kr/~dykim 20-May-06/KCIST dykim@cnu.ac.kr 1
  • 2. Internet Hurdles  Quality of Service  Multicast  Mobility  Security  … 20-May-06/KCIST dykim@cnu.ac.kr 2
  • 3. Why Internet fails  Internet tries to implement the advanced features in the IP layer.  Yet, essential networking features should be implemented within the (sub-)Network Layer and below, not in the Internetworking (IP) Layer.  IP just for global addressing & reach  “Connectivity is its own reward.” 20-May-06/KCIST dykim@cnu.ac.kr 3
  • 4. Network Design Goals  Provide essential features intrinsic  QoS  Multicast  Fast mobility  Availability of L1 and L2 information  Security  …  Instantaneous seamless (w/o signaling) transport of BE IP packets 20-May-06/KCIST dykim@cnu.ac.kr 4
  • 5. Back to the Basics  Circuit Switching:  Packet Switching  Guaranteed QoS  Best-effort  Expensive  Cheap  Wasteful of  Exploiting the bandwidth bandwidth  CO operation  CL operation  Telco-centric  Computer-centric 20-May-06/KCIST dykim@cnu.ac.kr 5
  • 6. Circuit Switching is Expensive?  Due to:  Over-specification; five-9 in OAM&P, MTBF, ...  Network is too smart  Telco Monopoly  Can be made drastically cheaper:  Loosened specs  Data is over 90% of all  Packet back-up is available  TDM chips are cheap  Open-ended competition among network/service providers 20-May-06/KCIST dykim@cnu.ac.kr 6
  • 7. Circuit over Packet  Circuit emulation not e2e scalable  Too many states to manage  Excessive consumption of resources  Circuit-like, but never really is one.  Hop-by-Hop emulation an alternative  Challenge: Uncompressed HDTV for military/medical/physics applications 20-May-06/KCIST dykim@cnu.ac.kr 7
  • 8. Packet over Circuit  QoS comes as default.  Less states management  States (quasi-)static, not dynamic  Can be made to load BE packets signaling-free onto circuits  Multicast may come intrinsic  Ckt better for security enforcement 20-May-06/KCIST dykim@cnu.ac.kr 8
  • 9. Now What?  Ultimately, people will expect you to deliver uncompromised HDTV in the same pipe as you do IP packets.  Until then, they'll never be happy, you'll never be dismissed.  Sorry, the world is divided into two, and you have to take a side:  either Packet or Circuit  Or you're just a believer in the theory:  They'll eternally go in parallel, like railways;  Always two pipes to your home and office. 20-May-06/KCIST dykim@cnu.ac.kr 9
  • 10. Two Schools  Circuit over Packet  IEEE 802.1as: A/V Bridging  QoS WiFi?  Packet over Circuit  Hybrid Switching  FireWire (IEEE 1394)  Bluetooth  WiMAX / WiBro 20-May-06/KCIST dykim@cnu.ac.kr 10
  • 11. Hybrid Switched Network  Based on synchronous slots  Hybrid Transfer Mode (HTM)  QoS data taking on slots periodically  BE packets flows thru the rest of slots  Hybrid Switch  TDM switch + Packet switch 20-May-06/KCIST dykim@cnu.ac.kr 11
  • 12. HTM: Hybrid Transfer Mode User Header t0 t1 t2 t3 CO slot A Buffer CL slot Idle slot B To Remote C D A B B D B B C B A B B B B B C B Cycle1 Cycle2 Cycle3 Cycle4 20-May-06/KCIST dykim@cnu.ac.kr 12
  • 13. Slot format 10 9 8 7 6 5 4 3 2 1 H eader P a y lo a d S lo t f o r m a t 01 P a y lo a d 1 10 P a y lo a d 2 11 P a y lo a d 3 01 P a y lo a d 1 00 P a y lo a d 2 C L t r a f f ic C O t r a f f ic C L t r a f f ic I d le t r a f f ic 0 0 ; I d le s lo t , 0 1 ; S t a r t o f C L t y p e , 1 0 ; C o n t in u a n c e M e a s a g e o f C L T y p e 1 1 ; C O t y p e 20-May-06/KCIST dykim@cnu.ac.kr 13
  • 14. HTM Switch Structure R o u t in g M o d u le C o o r d in a t o r A d m is s io n C o n t r o l/ C o n t r o l S ig n a lin g P r o c e s s in g C o n tro l T D M S w itc h D a ta 20-May-06/KCIST dykim@cnu.ac.kr 14
  • 15. Hybrid Switch Buffer R outer H eader H ig h P r io r it y L o w P r io r it y M o d u le I n s e r t io n Packet table lookup r e a s s e m b le r O utput H eader S lo t E x tracter C ut-through Interface Inserter CL S e r ia l CO /CL C la s s if ie r S w it c h M o d u le CO 20-May-06/KCIST dykim@cnu.ac.kr 15
  • 16. IEEE 802.1as: A/V Bridging - synchronized switches - 20-May-06/KCIST dykim@cnu.ac.kr 16
  • 17. IEEE 802.1AS: A/V Bridging - topology & connectivity - 20-May-06/KCIST dykim@cnu.ac.kr 17
  • 18. Conclusion  Implementing advanced features in the IP layer is a false dream.  IP simply for connectivity  Hour- or wine- glass model  Seek innovation with smart design in the lower layers. 20-May-06/KCIST dykim@cnu.ac.kr 18
  • 19. References  D. Y. Kim, “Hybrid Switching”, internal notes and papers, 1996~  http://www.ieee802.org/1/pages/avb ridges.html 20-May-06/KCIST dykim@cnu.ac.kr 19