This document provides specifications for the HCPL-817 optocoupler, which contains a light emitting diode optically coupled to a phototransistor in a 4-pin DIP package. Key specifications include an input-output isolation voltage of 5000 Vrms, a typical response time of 4 microseconds, and a minimum current transfer ratio of 50% at 5mA of input current. The document provides detailed electrical and timing specifications, application information, and ordering instructions for various package and certification options.
Original N-CHANNEL Mossfet IRFB4227PBF IRFB4227 4227 130A 200V TO-220 New IRAUTHELECTRONIC
Original N-CHANNEL Mossfet IRFB4227PBF IRFB4227 4227 130A 200V TO-220 New IR
https://authelectronic.com/original-n-channel-mossfet-irfb4227pbf-irfb4227-4227-130a-200v-to-220-new-ir
Original N-CHANNEL Mossfet IRFB4227PBF IRFB4227 4227 130A 200V TO-220 New IRAUTHELECTRONIC
Original N-CHANNEL Mossfet IRFB4227PBF IRFB4227 4227 130A 200V TO-220 New IR
https://authelectronic.com/original-n-channel-mossfet-irfb4227pbf-irfb4227-4227-130a-200v-to-220-new-ir
Accelerate your Kubernetes clusters with Varnish CachingThijs Feryn
A presentation about the usage and availability of Varnish on Kubernetes. This talk explores the capabilities of Varnish caching and shows how to use the Varnish Helm chart to deploy it to Kubernetes.
This presentation was delivered at K8SUG Singapore. See https://feryn.eu/presentations/accelerate-your-kubernetes-clusters-with-varnish-caching-k8sug-singapore-28-2024 for more details.
UiPath Test Automation using UiPath Test Suite series, part 4DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 4. In this session, we will cover Test Manager overview along with SAP heatmap.
The UiPath Test Manager overview with SAP heatmap webinar offers a concise yet comprehensive exploration of the role of a Test Manager within SAP environments, coupled with the utilization of heatmaps for effective testing strategies.
Participants will gain insights into the responsibilities, challenges, and best practices associated with test management in SAP projects. Additionally, the webinar delves into the significance of heatmaps as a visual aid for identifying testing priorities, areas of risk, and resource allocation within SAP landscapes. Through this session, attendees can expect to enhance their understanding of test management principles while learning practical approaches to optimize testing processes in SAP environments using heatmap visualization techniques
What will you get from this session?
1. Insights into SAP testing best practices
2. Heatmap utilization for testing
3. Optimization of testing processes
4. Demo
Topics covered:
Execution from the test manager
Orchestrator execution result
Defect reporting
SAP heatmap example with demo
Speaker:
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
Connector Corner: Automate dynamic content and events by pushing a buttonDianaGray10
Here is something new! In our next Connector Corner webinar, we will demonstrate how you can use a single workflow to:
Create a campaign using Mailchimp with merge tags/fields
Send an interactive Slack channel message (using buttons)
Have the message received by managers and peers along with a test email for review
But there’s more:
In a second workflow supporting the same use case, you’ll see:
Your campaign sent to target colleagues for approval
If the “Approve” button is clicked, a Jira/Zendesk ticket is created for the marketing design team
But—if the “Reject” button is pushed, colleagues will be alerted via Slack message
Join us to learn more about this new, human-in-the-loop capability, brought to you by Integration Service connectors.
And...
Speakers:
Akshay Agnihotri, Product Manager
Charlie Greenberg, Host
Essentials of Automations: Optimizing FME Workflows with ParametersSafe Software
Are you looking to streamline your workflows and boost your projects’ efficiency? Do you find yourself searching for ways to add flexibility and control over your FME workflows? If so, you’re in the right place.
Join us for an insightful dive into the world of FME parameters, a critical element in optimizing workflow efficiency. This webinar marks the beginning of our three-part “Essentials of Automation” series. This first webinar is designed to equip you with the knowledge and skills to utilize parameters effectively: enhancing the flexibility, maintainability, and user control of your FME projects.
Here’s what you’ll gain:
- Essentials of FME Parameters: Understand the pivotal role of parameters, including Reader/Writer, Transformer, User, and FME Flow categories. Discover how they are the key to unlocking automation and optimization within your workflows.
- Practical Applications in FME Form: Delve into key user parameter types including choice, connections, and file URLs. Allow users to control how a workflow runs, making your workflows more reusable. Learn to import values and deliver the best user experience for your workflows while enhancing accuracy.
- Optimization Strategies in FME Flow: Explore the creation and strategic deployment of parameters in FME Flow, including the use of deployment and geometry parameters, to maximize workflow efficiency.
- Pro Tips for Success: Gain insights on parameterizing connections and leveraging new features like Conditional Visibility for clarity and simplicity.
We’ll wrap up with a glimpse into future webinars, followed by a Q&A session to address your specific questions surrounding this topic.
Don’t miss this opportunity to elevate your FME expertise and drive your projects to new heights of efficiency.
Elevating Tactical DDD Patterns Through Object CalisthenicsDorra BARTAGUIZ
After immersing yourself in the blue book and its red counterpart, attending DDD-focused conferences, and applying tactical patterns, you're left with a crucial question: How do I ensure my design is effective? Tactical patterns within Domain-Driven Design (DDD) serve as guiding principles for creating clear and manageable domain models. However, achieving success with these patterns requires additional guidance. Interestingly, we've observed that a set of constraints initially designed for training purposes remarkably aligns with effective pattern implementation, offering a more ‘mechanical’ approach. Let's explore together how Object Calisthenics can elevate the design of your tactical DDD patterns, offering concrete help for those venturing into DDD for the first time!
Key Trends Shaping the Future of Infrastructure.pdfCheryl Hung
Keynote at DIGIT West Expo, Glasgow on 29 May 2024.
Cheryl Hung, ochery.com
Sr Director, Infrastructure Ecosystem, Arm.
The key trends across hardware, cloud and open-source; exploring how these areas are likely to mature and develop over the short and long-term, and then considering how organisations can position themselves to adapt and thrive.
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...James Anderson
Effective Application Security in Software Delivery lifecycle using Deployment Firewall and DBOM
The modern software delivery process (or the CI/CD process) includes many tools, distributed teams, open-source code, and cloud platforms. Constant focus on speed to release software to market, along with the traditional slow and manual security checks has caused gaps in continuous security as an important piece in the software supply chain. Today organizations feel more susceptible to external and internal cyber threats due to the vast attack surface in their applications supply chain and the lack of end-to-end governance and risk management.
The software team must secure its software delivery process to avoid vulnerability and security breaches. This needs to be achieved with existing tool chains and without extensive rework of the delivery processes. This talk will present strategies and techniques for providing visibility into the true risk of the existing vulnerabilities, preventing the introduction of security issues in the software, resolving vulnerabilities in production environments quickly, and capturing the deployment bill of materials (DBOM).
Speakers:
Bob Boule
Robert Boule is a technology enthusiast with PASSION for technology and making things work along with a knack for helping others understand how things work. He comes with around 20 years of solution engineering experience in application security, software continuous delivery, and SaaS platforms. He is known for his dynamic presentations in CI/CD and application security integrated in software delivery lifecycle.
Gopinath Rebala
Gopinath Rebala is the CTO of OpsMx, where he has overall responsibility for the machine learning and data processing architectures for Secure Software Delivery. Gopi also has a strong connection with our customers, leading design and architecture for strategic implementations. Gopi is a frequent speaker and well-known leader in continuous delivery and integrating security into software delivery.
Transcript: Selling digital books in 2024: Insights from industry leaders - T...BookNet Canada
The publishing industry has been selling digital audiobooks and ebooks for over a decade and has found its groove. What’s changed? What has stayed the same? Where do we go from here? Join a group of leading sales peers from across the industry for a conversation about the lessons learned since the popularization of digital books, best practices, digital book supply chain management, and more.
Link to video recording: https://bnctechforum.ca/sessions/selling-digital-books-in-2024-insights-from-industry-leaders/
Presented by BookNet Canada on May 28, 2024, with support from the Department of Canadian Heritage.
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...DanBrown980551
Do you want to learn how to model and simulate an electrical network from scratch in under an hour?
Then welcome to this PowSyBl workshop, hosted by Rte, the French Transmission System Operator (TSO)!
During the webinar, you will discover the PowSyBl ecosystem as well as handle and study an electrical network through an interactive Python notebook.
PowSyBl is an open source project hosted by LF Energy, which offers a comprehensive set of features for electrical grid modelling and simulation. Among other advanced features, PowSyBl provides:
- A fully editable and extendable library for grid component modelling;
- Visualization tools to display your network;
- Grid simulation tools, such as power flows, security analyses (with or without remedial actions) and sensitivity analyses;
The framework is mostly written in Java, with a Python binding so that Python developers can access PowSyBl functionalities as well.
What you will learn during the webinar:
- For beginners: discover PowSyBl's functionalities through a quick general presentation and the notebook, without needing any expert coding skills;
- For advanced developers: master the skills to efficiently apply PowSyBl functionalities to your real-world scenarios.
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
HCPL-817 - Datasheet - AVAGO TECHNOLOGIES LIMITED
1. Features
• Current Transfer Ratio
(CTR: min. 50% at IF = 5 mA, VCE = 5 V)
• High input-output isolation voltage (Viso = 5000 Vrms)
• Response time
(tr: typ., 4 µs at VCE = 2 V, IC = 2 mA, RL = 100 Ω)
• Compact dual-in-line package
• UL approved
• CSA approved
• IEC/EN/DIN EN 60747-5-2 approved
• Options available:
– Leads with 0.4" (10.16 mm) spacing (W00)
– Leads bends for surface mounting (300)
– Tape and reel for SMD (500)
– IEC/EN/DIN EN 60747-5-2 approvals (060)
Applications
• Signal transmission between circuits of different
potentials and impedances
• I/O interfaces for computers
• Feedback circuit in power supply
Description
The HCPL-817 contains a light emitting diode optically
coupled to a phototransistor. It is packaged in a 4-pin
DIP package and available in wide-lead spacing option
and lead bend SMD option. Input-output isolation
voltage is 5000 Vrms. Response time, tr, is typically 4 µs
and minimum CTR is 50% at input current of 5 mA.
Schematic
4 3
1 2
PIN NO. AND INTERNAL
CONNECTION DIAGRAM
1. ANODE
2. CATHODE
3. EMITTER
4. COLLECTOR
1
2
ANODE
CATHODE
VF
+
–
IF 4
3
COLLECTOR
EMITTER
IC
CAUTION: It is advised that normal static precautions be taken in handling and assembly
of this component to prevent damage and/or degradation which may be induced by ESD.
HCPL-817
Phototransistor Optocoupler High Density MountingType
Data Sheet
Lead (Pb) Free
RoHS 6 fully
compliant
RoHS 6 fully compliant options available;
-xxxE denotes a lead-free product
Functional Diagram
2. Ordering Information
:HCPL-817-xxxx is UL Recognized with 5000 Vrms for 1 minute per UL1577 and is approved under CSA Component
Acceptance Notice #5, File CA 88324.
Part
number
RoHS Compliant Option
Package
Surface
Mount
Gull
Wing
Tape
Reel
IEC/EN/DIN
EN 60747-
5-2 Quantity
Rank‘0’
50%
CTR
600%
Rank‘A’
80%
CTR
160%
Rank‘B’
130%
CTR
260%
Rank‘C’
200%
CTR
400%
Rank‘D’
300%
CTR
600%
Rank
‘L’50%
CTR
100%
HCPL-817
-000E -00AE -00BE -00CE -00DE -00LE
300mil
DIP-4
100 pcs
per tube
-300E -30AE -30BE -30CE -30DE -30LE
300mil
DIP-4
X X
100 pcs
per tube
-500E -50AE -50BE -50CE -50DE -50LE
300mil
DIP-4
X X X
1000 pcs
per reel
-060E -06AE -06BE -06CE -06DE -06LE
300mil
DIP-4
X
100 pcs
per tube
-360E -36AE -36BE -36CE -36DE -36LE
300mil
DIP-4
X X X
100 pcs
per tube
-560E -56AE -56BE -56CE -56DE -56LE
300mil
DIP-4
X X X X
1000 pcs
per reel
-W00E -W0AE -W0BE -W0CE -W0DE -W0LE
400mil
DIP-4
100 pcs
per tube
-W60E -W6AE -W6BE -W6CE -W6DE -W6LE
400mil
DIP-4
X
100 pcs
per tube
To order, choose a part number from the part number column and combine with the desired option from the option
column to form an order entry.
Example 1:
HCPL-817-360E to order product of 300mil DIP-4 DC Gull Wing Surface Mount package in Tube packaging with
50%CTR600%, IEC/EN/DIN EN 60767-5-2 Safety Approval and RoHS compliant.
Example 2:
HCPL-817-50BE to order product of 300mil DIP-4 DC Gull Wing Surface Mount package inTape and Reel packaging
with 130%CTR260% and RoHS compliant.
Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.
3. Package Outline Drawings
HCPL-817-000E
HCPL-817-W00E
HCPL-817-060E
6.5 ± 0.5
(0.256)
DIMENSIONS IN MILLIMETERS AND (INCHES)
4.6 ± 0.5
(0.181)
2.54 ± 0.25
(0.1)
3.5 ± 0.5
(0.138)
7.62 ± 0.3
(0.3)
0.26
(0.010)
7.62 ~ 9.98
2.8 ± 0.5
(0.110)
3.3 ± 0.5
(0.130)
0.5 ± 0.1
(0.02)
0.5
(0.02)
TYP.
A 817V
Y W W
DATE CODE
RANK
LEAD FREE
ANODE
6.5 ± 0.5
(0.256)
DIMENSIONS IN MILLIMETERS AND (INCHES)
4.6 ± 0.5
(0.181)
2.54 ± 0.25
(0.1)
3.5 ± 0.5
(0.138)
7.62 ± 0.3
(0.3)
0.26
(0.010)
7.62 ~ 9.98
2.8 ± 0.5
(0.110)
3.3 ± 0.5
(0.130)
0.5 ± 0.1
(0.02)
0.5
(0.02)
TYP.
A 817
Y W W
DATE CODE
RANK
LEAD FREE
ANODE
6.5 ± 0.5
(0.256)
DIMENSIONS IN MILLIMETERS AND (INCHES)
4.6 ± 0.5
(0.181)
2.54 ± 0.25
(0.1)
3.5 ± 0.5
(0.138)
6.9 ± 0.5
(0.272)
7.62 ± 0.3
(0.3)
0.26
(0.010)
10.16 ± 0.5
(0.4)
2.8 ± 0.5
(0.110)
2.3 ± 0.5
(0.09)
0.5 ± 0.1
(0.02)
A 817
Y W W
DATE CODE
RANK
LEAD FREE
ANODE
4. HCPL-817-300E
Solder Reflow Temperature Profile
Absolute Maximum Ratings (TA = 25˚C)
Storage Temperature, TS –55˚C to +125˚C
Operating Temperature, TA –30˚C to +100˚C
Lead Solder Temperature, max. 260˚C for 10 s
(1.6 mm below seating plane)
Average Forward Current, IF 50 mA
Reverse Input Voltage, VR 6 V
Input Power Dissipation, PI 70 mW
Collector Current, IC 50 mA
Collector-Emitter Voltage, VCEO 70 V
Emitter-Collector Voltage, VECO 6 V
Collector Power Dissipation 150 mW
Total Power Dissipation 200 mW
Isolation Voltage, Viso (AC for 1 minute, R.H. = 40 ~ 60%) 5000 Vrms
6.5 ± 0.5
(0.256)
DIMENSIONS IN MILLIMETERS AND (INCHES)
4.6 ± 0.5
(0.181)
2.54 ± 0.25
(0.1)
3.5 ± 0.5
(0.138)
7.62 ± 0.3
(0.3)
0.26
(0.010)
10.16 ± 0.3
(0.4)
1.2 ± 0.1
(0.047)
0.35 ± 0.25
(0.014)
1.0 ± 0.25
(0.039)
A 817
Y W W
DATE CODE
RANK
LEAD FREE
ANODE
Note: Non-halide flux should be used.
30 seconds
60 ~ 150 sec 90 sec 60 sec
60 sec
25°C
150°C
200°C
250°C
260°C (Peak Temperature)
217°C
Time (sec)
Temperature(°C)
1) One-time soldering reflow is recommended
within the condition of temperature and time
profile shown.
2) When using another soldering method such
as infrared ray lamp, the temperature may
rise partially in the mold of thedevice. Keep
the temperature on the package of the device
within the condition of (1) above.
5. Figure 1. Forward current vs. temperature. Figure 2. Collector power dissipation vs. tempera-
ture.
Figure 3. Collector-emitter saturation voltage vs.
forward current.
IF–FORWARDCURRENT–mA
0
TA – AMBIENT TEMPERATURE – °C
75 125
50
25
10
40
0 50 100-30
60
HCPL-817 fig 1
30
20
PC–COLLECTORPOWERDISSIPATION–mW
0
TA – AMBIENT TEMPERATURE – °C
100
50
200
150
HCPL-817 fig 2
75 125250 50 100-30
0
IF – FORWARD CURRENT – mA
14 20
2
60
HCPL-817 fig 3
1
3
4
5
6
VCE(SAT.)–COLLECTOR-EMITTER
SATURATIONVOLTAGE–V
TA = 25°C
IC = 0.5 mA
IC = 1 mA
IC = 3 mA
IC = 6 mA
IC = 7 mA
2 4 8 10 12 16 18
* CTR = x 100%
IC
IF
Electrical Specifications (TA = 25˚C)
Parameter Symbol Min. Typ. Max. Units Test Conditions
Forward Voltage VF – 1.2 1.4 V IF = 20 mA
Reverse Current IR – – 10 µA VR = 4 V
Terminal Capacitance Ct – 30 250 pF V = 0, f = 1 KHz
Collector Dark Current ICEO – – 100 nA VCE = 20 V
Collector-Emitter Breakdown Voltage BVCEO 70 – – V IC = 0.1 mA
Emitter-Collector Breakdown Voltage BVECO 6 – – V IE = 10 µA
Collector Current IC 2.5 – 30 mA IF = 5 mA, VCE = 5 V,
*Current Transfer Ratio CTR 50 – 600 % RBE = ∞
Collector-Emitter Saturation Voltage VCE(sat) – 0.1 0.2 V IF = 20 mA, IC = 1 mA
Response Time (Rise) tr – 4 18 µs VCC = 2 V, IC = 2 mA
Response Time (Fall) tf – 3 18 µs RL = 100 Ω
Cut-off Frequency fc – 80 – KHz VCC = 5 V, IC = 2 mA
RL = 100 Ω, –3 dB
Isolation Resistance Riso 5 x 1010 1 x 1011 – Ω DC 500 V
40 ~ 60% R.H.
Floating Capacitance Cf – 0.6 1.0 pF V = 0, f = 1 MHz
6. Figure 4. Forward current vs. forward voltage. Figure 5. Current transfer ratio vs. forward current. Figure 6. Collector current vs. collector-emitter volt-
age.
Figure 7. Relative current transfer ratio vs. tempera-
ture.
Figure 8. Collector-emitter saturation voltage vs.
temperature.
Figure 9. Collector dark current vs. temperature.
IC–COLLECTORCURRENT–mA
0
VCE – COLLECTOR-EMITTER VOLTAGE – V
6 9
40
20
50
30
HCPL-817 fig 6
PC (MAX.)
TA = 25°C
IF = 30 mA
IF = 20 mA
IF = 10 mA
IF = 5 mA
30
10
IF = 20 mA
IF = 10 mA
1 2 4 5 7 8
RELATIVECURRENTTRANSFERRATIO–%
0
100
50
150
HCPL-817 fig 7
VCE = 5 V
IF = 5 mA
TA – AMBIENT TEMPERATURE – °C
75250 50 100-30
VCE(SAT.)–COLLECTOR-EMITTER
SATURATIONVOLTAGE–V
0
0.10
0.02
0.16
HCPL-817 fig 8
IC = 1 mA
IF = 20 mA
TA – AMBIENT TEMPERATURE – °C
75250 50 100-25
0.04
0.06
0.08
0.12
0.14
ICEO–COLLECTORDARKCURRENT–A
HCPL-817 fig 9
TA – AMBIENT TEMPERATURE – °C
VCE = 20 V
10-11
10-10
10-9
10-8
10-7
10-6
75250 50 100-25
10-5
IF–FORWARDCURRENT–mA
1
VF – FORWARD VOLTAGE – V
2.0 3.0
10
5
500
1.00
HCPL-817 fig 4
TA = 75°C
0.5 1.5 2.5
2
20
50
100
200 TA = 50°C
TA = 25°C
TA = 0°C
TA = -25°C
0
IF – FORWARD CURRENT – mA
10 50
40
200
21
HCPL-817 fig 5
20
60
120
140
160
CTR–CURRENTTRANSFERRATIO–%
VCE = 5 V
TA = 25°C
80
100
180
5 20
Figure 10. Response time vs. load resistance. Figure 11. Frequency response.
RESPONSETIME–µs
0.1
RL – LOAD RESISTANCE – kΩ
0.1 5
1
0.5
0.2
0.5
500
0.2 2 100.05
2
HCPL-817 fig 10
VCE = 2 V
IC = 2 mA
TA = 25°C
tf
tr
1
5
10
20
50
100
200
ts
td
VOLTAGEGAINAV–dB
f – FREQUENCY – kHz
1 20 5005
20
10
2 10 500.5
0
HCPL-817 fig 11
100 200
RL = 10 kΩ
RL = 1 kΩ
RL = 100 Ω
VCE = 2 V
IC = 2 mA
TA = 25°C