SlideShare a Scribd company logo
IOSR Journal of Engineering (IOSRJEN) www.iosrjen.org
ISSN (e): 2250-3021, ISSN (p): 2278-8719
Vol. 05, Issue 02 (February. 2015), ||V4|| PP 33-36
International organization of Scientific Research 33 | P a g e
Design of Return to Zero (RZ) Bipolar Digital to Digital Encoding
Data Transmission
Amna mohammed Elzain1
,Abdelrasoul Jabar Alzubaidi2
Alazhery University- Engineering college
Sudan University of Science and technology –Engineering College- Electronics Engineering School
Abstract: - Line encoding is the method used to represent the digital information on the media. A pattern, that
uses either voltage or current, is used to represent the 1s and 0s of the digital signal on the transmission link.
Common types of line encoding methods used in data communications are: Unipolar line encoding, Polar line
encoding, Bipolar line encoding and Manchester line encoding. This paper deals with the design of bipolar
digital to digital encoding (RZ) data transmission using latch SN 74373, darlington amplifier ULN 2003-500 m
A, solid state relay, personnel computer and Turbo C++ programming language ).
Keywords: - Bipolar, Encoding, Digital to Digital, Latch SN 74373, Darlington Amplifier ULN 2003-500 m A,
Solid State Relay (SSR) ,Turbo C++ , Computer.
I. INTRODUCTION
A computer network is used for communication of data from one station to another station in the
network [1]. Data and signals are two of the basic building blocks of any computer network. Data must be
encoded into signals before it can be transported across communication media [2]. Encoding means conversion
of data into bit stream [3]. There are different encoding schemes available:
 Analog-to-Digital
 Digital-to-Analog
 Analog-to-Analog
 Digital-to-Digital
Digital-to-Digital
Digital-to-Digital encoding is the representation of digital information by a digital signal . There are
basically the following types of digital to-digital encoding schemes available in Digital-to-Digital encoding .
Unipolar
Unipolar encoding uses only one level of value. 1's are encoded as positive value and 0's are encoded as
zero value.
Polar
Polar encoding uses two levels positive and negative of amplitude. Types of polar encoding are :
Return to Zero( RZ ) Return to Zero use three value(positive, negative, zero) : 1 = positive-to-zero, 0 =
negative-to-zero. Fig.(1) shows Return to Zero digital to digital encoding.
Design of Return to Zero (RZ) Bipolar Digital to Digital Encoding Data Transmission
International organization of Scientific Research 34 | P a g e
CSC 3352 Computer Communications Chapter 2 8
Bipolar Encoding (RZ Signal)
1 is
0 is
Example : let us encode 01100010
Clock
0
0
+0.85V
-0.85V
HightV + NoV –» 1bit
LowV + NoV –» 0bit
Figure (1) Return to Zero (RZ) digital to digital encoding
Non Return to Zero ( NRZ )
Types of Non Return to Zero are:
Non return to Zero-Level (NRZ-L) : the level of the signal is dependent upon the state of the bit.
Non return to Zero-Inverted (NRZ-I): the signal is inverted if a 1 is encountered.
Biphase
Biphase is implemented in two different ways :
Manchester
In Manchester encoding "1" is transmitted as 0 in the first half of the clock and 1 in the second half of the clock.
And "0" is transmitted as 1 in the first half of the clock and 0 in the second half of the clock [6]..
Differential Manchester
In differential Manchester encoding, a 1-bit is indicated by making the first half of the signal equal to
the last half of the previous bit's signal and a 0-bit is indicated by making the first half of the signal opposite to
the last half of the previous bit's signal. That is, a zero bit is indicated by a transition at the beginning of the bit
[7].:
Bipolar.
Bipolar used three voltage levels(positive, negative, zero). zero level : binary 0, positive and negative voltage :
1(alternate). Types of bipolar encoding :
Alternate Mark Inversion (AMI)
In this code, a binary 0 is encoded as zero volts, whereas a binary 1 is encoded alternately as a positive voltage
or a negative voltage [8].
Bipolar 8-Zero Substitution (B8ZS)
Is the convention adopted in North America to provide synchronization of long strings of 0s.
High-Density Bipolar 3 (HDB3)
Is the convention adopted in Europe and Japan.
II. METHODOLOGY
The circuit diagram for the method of bipolar digital to digital encoding data transmission consists of
two elements :
Design of Return to Zero (RZ) Bipolar Digital to Digital Encoding Data Transmission
International organization of Scientific Research 35 | P a g e
A . Hardware components:
Latch SN 74373 : used as a buffer to store data.
Amplifier ULN 2003-500 m A : used to increase the current of the signal.
Solid state Relay : used as an ON-OFF control device.
Lab link : used to connect latch SN 74373 to the computer.
Computer : used to install Turbo C++ programming language.
B. Software:
Turbo C++ programming language: is used to send data bits to the designed circuit.
The circuit diagram for the paper consists of latch SN 74373, Darlington amplifiers ULN 2003-500 m
A, solid state relay (SSR), computer and Turbo C++ programming language. The block diagram for the design
is shown in Figure (2). The method is based on creating an input digital data by the computer. One bit to pass
each time. The output depends upon the input bit value. This process will be repeated until the end of data. The
interface circuit contains three steps as follows;
- Step one : A latch which serves for buffering and storage of data.
- Step two : A darlington amplifier which serves as a current amplifier in order to drive the solid state
relay.
- Step three : A solid state relay which changes the logic state.
Figure (2) Block diagram of the return to zero bipolar digital to digital encoding circuit.
III. ALGORITHM
The computer algorithm includes a sequence of steps for the performance of bipolar digital to digital
encoding (RZ) . Each byte will be send serially bit by bit to the interface circuit .A star (*) is assumed as the end
of data. The algorithm is:
START
Initialization:
--- Clear the output to start the encoding.
---- Generate clock frequency.
End of data:
--- If the byte is star (*) go to end...
--- Call encoding subroutine.
END
Encoding: (Subroutine)
Next bit:
--- If bit value equals zero ,then put the solid state relay to negative voltage position.
Check the clock:
--- If a clock is present ,then put the solid state relay to zero voltage position.
--- If bit value equals one ,then put the solid state relay to positive voltage position.
Check the clock:
--- If a clock is present ,then put the solid state relay to zero voltage position.
Design of Return to Zero (RZ) Bipolar Digital to Digital Encoding Data Transmission
International organization of Scientific Research 36 | P a g e
--- If the byte is finished ,then go to return .
--- go to next bit.
Return
IV. RESULTS
The circuit for bipolar digital to digital encoding consists of an interface circuit which contains ;latch
SN 74373, amplifier ULN 2003-500 m A, solid state relay, computer and Turbo C++ programming language
.The task of the interface circuit is to transform the solid state relay (SSR) from one state to another .The change
over position of the SSR depends upon the value of the incoming bit .The final output from the interface circuit
will be a signal voltage that varies according to the bit value. Table (1) shows the result of bipolar digital to
digital encoding (RZ).
Table (1) Bbipolar digital to digital encoding (RZ)
Bit value Latch output SSR position SSR pos. (with
CK.)
Final output
0 0 Negative
0 0 Zero Negat.  Zero
1 1 Positive
1 1 Zero Posit.  Zero
V. CONCLUSION
The bipolar digital to digital encoding scheme offers synchronization between the transmission and
reception entities. This
Advantage is of great importance during the process if data communication .The disadvantage of this
scheme is that for encoding each bit we need two clocks. The design of the electronic circuit is made simple and
easy to connect to the computer. A lab link is used to connect the computer to the interface circuit. The circuit
can be easily modified to accommodate other digital to digital encoding schemes .
REFERENCES
[1]. Behrouz A. Ferozane ,Data communications and networking , The McGraw-Hill publishing company
limited,2003 .
[2]. William Stalling ,Computer Data communications and networking , The McGraw-Hill publishing
company limited,2007 .
[3]. Morris Mano ,Digital design , The McGraw-Hill publishing company limited,2004 .
[4]. Douglas E. Comer , Computer networks and internet, The Prentice Hall Inc.,1999 .
[5]. http://wiki.answers.com/Q/Definition_of_digital_signal_encoding#slide=2
[6]. http://ecomputernotes.com/computernetworkingnotes/communication-networks/encoding-techniques-
and-codec
[7]. http://encyclopedia2.thefreedictionary.com/Manchester+encoding
[8]. http://en.wikipedia.org/wiki/Bipolar_encoding#cite_note-1

More Related Content

What's hot

Combinational Logic
Combinational Logic Combinational Logic
Combinational Logic Ketan Kamra
 
VoCoRoBo: Remote Speech Recognition and Tilt Sensing Multi-Robotic System
VoCoRoBo: Remote Speech Recognition and Tilt Sensing Multi-Robotic SystemVoCoRoBo: Remote Speech Recognition and Tilt Sensing Multi-Robotic System
VoCoRoBo: Remote Speech Recognition and Tilt Sensing Multi-Robotic SystemSagun Man Singh Shrestha
 
Manchester Encoding
Manchester EncodingManchester Encoding
Manchester Encodingtmavroidis
 
Netzer sc2 s_si_specsheet
Netzer sc2 s_si_specsheetNetzer sc2 s_si_specsheet
Netzer sc2 s_si_specsheetElectromate
 
Analog to digital conversion
Analog to digital conversionAnalog to digital conversion
Analog to digital conversionEngr Ahmad Khan
 
Chapter4 digital transmission
Chapter4 digital transmissionChapter4 digital transmission
Chapter4 digital transmissionpitchuangay
 
signal encoding techniques
signal encoding techniquessignal encoding techniques
signal encoding techniquesSrinivasa Rao
 
A 8-bit high speed ADC using Intel μP 8085
A 8-bit high speed ADC using Intel μP 8085A 8-bit high speed ADC using Intel μP 8085
A 8-bit high speed ADC using Intel μP 8085IJERD Editor
 
Bit interleaved coded modulation
Bit interleaved coded modulationBit interleaved coded modulation
Bit interleaved coded modulationMridula Sharma
 
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...ijsrd.com
 
Digital data transmission
Digital data transmissionDigital data transmission
Digital data transmissionBZU lahore
 

What's hot (20)

Combinational Logic
Combinational Logic Combinational Logic
Combinational Logic
 
Encoding techniques
Encoding techniquesEncoding techniques
Encoding techniques
 
VoCoRoBo: Remote Speech Recognition and Tilt Sensing Multi-Robotic System
VoCoRoBo: Remote Speech Recognition and Tilt Sensing Multi-Robotic SystemVoCoRoBo: Remote Speech Recognition and Tilt Sensing Multi-Robotic System
VoCoRoBo: Remote Speech Recognition and Tilt Sensing Multi-Robotic System
 
Line coding
Line codingLine coding
Line coding
 
Lica 7th chapter slides
Lica 7th chapter slidesLica 7th chapter slides
Lica 7th chapter slides
 
Manchester Encoding
Manchester EncodingManchester Encoding
Manchester Encoding
 
Ch05
Ch05Ch05
Ch05
 
L8 signal encoding techniques
L8 signal encoding techniquesL8 signal encoding techniques
L8 signal encoding techniques
 
Netzer sc2 s_si_specsheet
Netzer sc2 s_si_specsheetNetzer sc2 s_si_specsheet
Netzer sc2 s_si_specsheet
 
Analog to digital conversion
Analog to digital conversionAnalog to digital conversion
Analog to digital conversion
 
Chapter4 digital transmission
Chapter4 digital transmissionChapter4 digital transmission
Chapter4 digital transmission
 
signal encoding techniques
signal encoding techniquessignal encoding techniques
signal encoding techniques
 
A 8-bit high speed ADC using Intel μP 8085
A 8-bit high speed ADC using Intel μP 8085A 8-bit high speed ADC using Intel μP 8085
A 8-bit high speed ADC using Intel μP 8085
 
ADC and DAC Best Ever Pers
ADC and DAC Best Ever PersADC and DAC Best Ever Pers
ADC and DAC Best Ever Pers
 
05 signal encoding
05 signal encoding05 signal encoding
05 signal encoding
 
Bit interleaved coded modulation
Bit interleaved coded modulationBit interleaved coded modulation
Bit interleaved coded modulation
 
Bds lab 4
Bds lab 4Bds lab 4
Bds lab 4
 
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
Simulation of 3 bit Flash ADC in 0.18μmTechnology using NG SPICE Tool for Hig...
 
Chap4
Chap4Chap4
Chap4
 
Digital data transmission
Digital data transmissionDigital data transmission
Digital data transmission
 

Similar to G5243336

W6_Ch5_Signal Encoding.pdf
W6_Ch5_Signal Encoding.pdfW6_Ch5_Signal Encoding.pdf
W6_Ch5_Signal Encoding.pdfmatom84405
 
Chapter2-PhysicalLayer.ppt
Chapter2-PhysicalLayer.pptChapter2-PhysicalLayer.ppt
Chapter2-PhysicalLayer.pptfaisalahmed441
 
DCN 5th ed. slides ch04 Digital Transmission.pdf
DCN 5th ed. slides ch04 Digital Transmission.pdfDCN 5th ed. slides ch04 Digital Transmission.pdf
DCN 5th ed. slides ch04 Digital Transmission.pdfBilal Munir Mughal
 
base-band_digital_data_transmission-Line coding - Copy.ppt
base-band_digital_data_transmission-Line coding - Copy.pptbase-band_digital_data_transmission-Line coding - Copy.ppt
base-band_digital_data_transmission-Line coding - Copy.pptAbyThomas54
 
Unit-4_Bus_Encoding_Part_1.ppt
Unit-4_Bus_Encoding_Part_1.pptUnit-4_Bus_Encoding_Part_1.ppt
Unit-4_Bus_Encoding_Part_1.pptRavi Selvaraj
 
digital-analog_22222222222222222222222.pdf
digital-analog_22222222222222222222222.pdfdigital-analog_22222222222222222222222.pdf
digital-analog_22222222222222222222222.pdfKiranG731731
 
Data Encoding
Data EncodingData Encoding
Data EncodingLuka M G
 
Digital Signal Conditioning
Digital Signal ConditioningDigital Signal Conditioning
Digital Signal ConditioningGhansyam Rathod
 
Lec_CodingSchemes.pptx
Lec_CodingSchemes.pptxLec_CodingSchemes.pptx
Lec_CodingSchemes.pptxslayHoaqin
 
Data Communication & Computer Networks : Unipolar & Polar coding
Data Communication & Computer Networks : Unipolar & Polar codingData Communication & Computer Networks : Unipolar & Polar coding
Data Communication & Computer Networks : Unipolar & Polar codingDr Rajiv Srivastava
 
Embedded Application on Microcontroller in Assembly and Embedded C
Embedded Application on Microcontroller in Assembly and Embedded CEmbedded Application on Microcontroller in Assembly and Embedded C
Embedded Application on Microcontroller in Assembly and Embedded CAvinash Reddy Penugonda
 
04 digital transmission
04 digital transmission04 digital transmission
04 digital transmissionMeenakshi Paul
 
A_law_and_Microlaw_companding
A_law_and_Microlaw_compandingA_law_and_Microlaw_companding
A_law_and_Microlaw_compandingAkshay Sharma
 
Introduction to communication system lecture5
Introduction to communication system lecture5Introduction to communication system lecture5
Introduction to communication system lecture5Jumaan Ally Mohamed
 

Similar to G5243336 (20)

D5242023
D5242023D5242023
D5242023
 
lec5_13.pptx
lec5_13.pptxlec5_13.pptx
lec5_13.pptx
 
W6_Ch5_Signal Encoding.pdf
W6_Ch5_Signal Encoding.pdfW6_Ch5_Signal Encoding.pdf
W6_Ch5_Signal Encoding.pdf
 
Chapter2-PhysicalLayer.ppt
Chapter2-PhysicalLayer.pptChapter2-PhysicalLayer.ppt
Chapter2-PhysicalLayer.ppt
 
DCN 5th ed. slides ch04 Digital Transmission.pdf
DCN 5th ed. slides ch04 Digital Transmission.pdfDCN 5th ed. slides ch04 Digital Transmission.pdf
DCN 5th ed. slides ch04 Digital Transmission.pdf
 
DC_PPT.pptx
DC_PPT.pptxDC_PPT.pptx
DC_PPT.pptx
 
base-band_digital_data_transmission-Line coding - Copy.ppt
base-band_digital_data_transmission-Line coding - Copy.pptbase-band_digital_data_transmission-Line coding - Copy.ppt
base-band_digital_data_transmission-Line coding - Copy.ppt
 
Unit-4_Bus_Encoding_Part_1.ppt
Unit-4_Bus_Encoding_Part_1.pptUnit-4_Bus_Encoding_Part_1.ppt
Unit-4_Bus_Encoding_Part_1.ppt
 
digital-analog_22222222222222222222222.pdf
digital-analog_22222222222222222222222.pdfdigital-analog_22222222222222222222222.pdf
digital-analog_22222222222222222222222.pdf
 
Computer networks Networking
Computer networks  NetworkingComputer networks  Networking
Computer networks Networking
 
Data Encoding
Data EncodingData Encoding
Data Encoding
 
Unit 4
Unit 4Unit 4
Unit 4
 
Digital Signal Conditioning
Digital Signal ConditioningDigital Signal Conditioning
Digital Signal Conditioning
 
Lec_CodingSchemes.pptx
Lec_CodingSchemes.pptxLec_CodingSchemes.pptx
Lec_CodingSchemes.pptx
 
Data Communication & Computer Networks : Unipolar & Polar coding
Data Communication & Computer Networks : Unipolar & Polar codingData Communication & Computer Networks : Unipolar & Polar coding
Data Communication & Computer Networks : Unipolar & Polar coding
 
Embedded Application on Microcontroller in Assembly and Embedded C
Embedded Application on Microcontroller in Assembly and Embedded CEmbedded Application on Microcontroller in Assembly and Embedded C
Embedded Application on Microcontroller in Assembly and Embedded C
 
04 digital transmission
04 digital transmission04 digital transmission
04 digital transmission
 
A_law_and_Microlaw_companding
A_law_and_Microlaw_compandingA_law_and_Microlaw_companding
A_law_and_Microlaw_companding
 
Line Coding.pptx
Line Coding.pptxLine Coding.pptx
Line Coding.pptx
 
Introduction to communication system lecture5
Introduction to communication system lecture5Introduction to communication system lecture5
Introduction to communication system lecture5
 

More from IOSR-JEN

More from IOSR-JEN (20)

C05921721
C05921721C05921721
C05921721
 
B05921016
B05921016B05921016
B05921016
 
A05920109
A05920109A05920109
A05920109
 
J05915457
J05915457J05915457
J05915457
 
I05914153
I05914153I05914153
I05914153
 
H05913540
H05913540H05913540
H05913540
 
G05913234
G05913234G05913234
G05913234
 
F05912731
F05912731F05912731
F05912731
 
E05912226
E05912226E05912226
E05912226
 
D05911621
D05911621D05911621
D05911621
 
C05911315
C05911315C05911315
C05911315
 
B05910712
B05910712B05910712
B05910712
 
A05910106
A05910106A05910106
A05910106
 
B05840510
B05840510B05840510
B05840510
 
I05844759
I05844759I05844759
I05844759
 
H05844346
H05844346H05844346
H05844346
 
G05843942
G05843942G05843942
G05843942
 
F05843238
F05843238F05843238
F05843238
 
E05842831
E05842831E05842831
E05842831
 
D05842227
D05842227D05842227
D05842227
 

Recently uploaded

Speed Wins: From Kafka to APIs in Minutes
Speed Wins: From Kafka to APIs in MinutesSpeed Wins: From Kafka to APIs in Minutes
Speed Wins: From Kafka to APIs in Minutesconfluent
 
"Impact of front-end architecture on development cost", Viktor Turskyi
"Impact of front-end architecture on development cost", Viktor Turskyi"Impact of front-end architecture on development cost", Viktor Turskyi
"Impact of front-end architecture on development cost", Viktor TurskyiFwdays
 
Accelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingAccelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingThijs Feryn
 
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptxIOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptxAbida Shariff
 
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Thierry Lestable
 
Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Frank van Harmelen
 
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...Product School
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance
 
Demystifying gRPC in .Net by John Staveley
Demystifying gRPC in .Net by John StaveleyDemystifying gRPC in .Net by John Staveley
Demystifying gRPC in .Net by John StaveleyJohn Staveley
 
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...UiPathCommunity
 
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMsTo Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMsPaul Groth
 
Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...Product School
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance
 
IoT Analytics Company Presentation May 2024
IoT Analytics Company Presentation May 2024IoT Analytics Company Presentation May 2024
IoT Analytics Company Presentation May 2024IoTAnalytics
 
How world-class product teams are winning in the AI era by CEO and Founder, P...
How world-class product teams are winning in the AI era by CEO and Founder, P...How world-class product teams are winning in the AI era by CEO and Founder, P...
How world-class product teams are winning in the AI era by CEO and Founder, P...Product School
 
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...Product School
 
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualitySoftware Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualityInflectra
 
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀DianaGray10
 
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...Product School
 
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...Sri Ambati
 

Recently uploaded (20)

Speed Wins: From Kafka to APIs in Minutes
Speed Wins: From Kafka to APIs in MinutesSpeed Wins: From Kafka to APIs in Minutes
Speed Wins: From Kafka to APIs in Minutes
 
"Impact of front-end architecture on development cost", Viktor Turskyi
"Impact of front-end architecture on development cost", Viktor Turskyi"Impact of front-end architecture on development cost", Viktor Turskyi
"Impact of front-end architecture on development cost", Viktor Turskyi
 
Accelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingAccelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish Caching
 
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptxIOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
 
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
 
Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*
 
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
 
Demystifying gRPC in .Net by John Staveley
Demystifying gRPC in .Net by John StaveleyDemystifying gRPC in .Net by John Staveley
Demystifying gRPC in .Net by John Staveley
 
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
 
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMsTo Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
 
Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
 
IoT Analytics Company Presentation May 2024
IoT Analytics Company Presentation May 2024IoT Analytics Company Presentation May 2024
IoT Analytics Company Presentation May 2024
 
How world-class product teams are winning in the AI era by CEO and Founder, P...
How world-class product teams are winning in the AI era by CEO and Founder, P...How world-class product teams are winning in the AI era by CEO and Founder, P...
How world-class product teams are winning in the AI era by CEO and Founder, P...
 
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
 
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualitySoftware Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
 
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
 
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
 
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
 

G5243336

  • 1. IOSR Journal of Engineering (IOSRJEN) www.iosrjen.org ISSN (e): 2250-3021, ISSN (p): 2278-8719 Vol. 05, Issue 02 (February. 2015), ||V4|| PP 33-36 International organization of Scientific Research 33 | P a g e Design of Return to Zero (RZ) Bipolar Digital to Digital Encoding Data Transmission Amna mohammed Elzain1 ,Abdelrasoul Jabar Alzubaidi2 Alazhery University- Engineering college Sudan University of Science and technology –Engineering College- Electronics Engineering School Abstract: - Line encoding is the method used to represent the digital information on the media. A pattern, that uses either voltage or current, is used to represent the 1s and 0s of the digital signal on the transmission link. Common types of line encoding methods used in data communications are: Unipolar line encoding, Polar line encoding, Bipolar line encoding and Manchester line encoding. This paper deals with the design of bipolar digital to digital encoding (RZ) data transmission using latch SN 74373, darlington amplifier ULN 2003-500 m A, solid state relay, personnel computer and Turbo C++ programming language ). Keywords: - Bipolar, Encoding, Digital to Digital, Latch SN 74373, Darlington Amplifier ULN 2003-500 m A, Solid State Relay (SSR) ,Turbo C++ , Computer. I. INTRODUCTION A computer network is used for communication of data from one station to another station in the network [1]. Data and signals are two of the basic building blocks of any computer network. Data must be encoded into signals before it can be transported across communication media [2]. Encoding means conversion of data into bit stream [3]. There are different encoding schemes available:  Analog-to-Digital  Digital-to-Analog  Analog-to-Analog  Digital-to-Digital Digital-to-Digital Digital-to-Digital encoding is the representation of digital information by a digital signal . There are basically the following types of digital to-digital encoding schemes available in Digital-to-Digital encoding . Unipolar Unipolar encoding uses only one level of value. 1's are encoded as positive value and 0's are encoded as zero value. Polar Polar encoding uses two levels positive and negative of amplitude. Types of polar encoding are : Return to Zero( RZ ) Return to Zero use three value(positive, negative, zero) : 1 = positive-to-zero, 0 = negative-to-zero. Fig.(1) shows Return to Zero digital to digital encoding.
  • 2. Design of Return to Zero (RZ) Bipolar Digital to Digital Encoding Data Transmission International organization of Scientific Research 34 | P a g e CSC 3352 Computer Communications Chapter 2 8 Bipolar Encoding (RZ Signal) 1 is 0 is Example : let us encode 01100010 Clock 0 0 +0.85V -0.85V HightV + NoV –» 1bit LowV + NoV –» 0bit Figure (1) Return to Zero (RZ) digital to digital encoding Non Return to Zero ( NRZ ) Types of Non Return to Zero are: Non return to Zero-Level (NRZ-L) : the level of the signal is dependent upon the state of the bit. Non return to Zero-Inverted (NRZ-I): the signal is inverted if a 1 is encountered. Biphase Biphase is implemented in two different ways : Manchester In Manchester encoding "1" is transmitted as 0 in the first half of the clock and 1 in the second half of the clock. And "0" is transmitted as 1 in the first half of the clock and 0 in the second half of the clock [6].. Differential Manchester In differential Manchester encoding, a 1-bit is indicated by making the first half of the signal equal to the last half of the previous bit's signal and a 0-bit is indicated by making the first half of the signal opposite to the last half of the previous bit's signal. That is, a zero bit is indicated by a transition at the beginning of the bit [7].: Bipolar. Bipolar used three voltage levels(positive, negative, zero). zero level : binary 0, positive and negative voltage : 1(alternate). Types of bipolar encoding : Alternate Mark Inversion (AMI) In this code, a binary 0 is encoded as zero volts, whereas a binary 1 is encoded alternately as a positive voltage or a negative voltage [8]. Bipolar 8-Zero Substitution (B8ZS) Is the convention adopted in North America to provide synchronization of long strings of 0s. High-Density Bipolar 3 (HDB3) Is the convention adopted in Europe and Japan. II. METHODOLOGY The circuit diagram for the method of bipolar digital to digital encoding data transmission consists of two elements :
  • 3. Design of Return to Zero (RZ) Bipolar Digital to Digital Encoding Data Transmission International organization of Scientific Research 35 | P a g e A . Hardware components: Latch SN 74373 : used as a buffer to store data. Amplifier ULN 2003-500 m A : used to increase the current of the signal. Solid state Relay : used as an ON-OFF control device. Lab link : used to connect latch SN 74373 to the computer. Computer : used to install Turbo C++ programming language. B. Software: Turbo C++ programming language: is used to send data bits to the designed circuit. The circuit diagram for the paper consists of latch SN 74373, Darlington amplifiers ULN 2003-500 m A, solid state relay (SSR), computer and Turbo C++ programming language. The block diagram for the design is shown in Figure (2). The method is based on creating an input digital data by the computer. One bit to pass each time. The output depends upon the input bit value. This process will be repeated until the end of data. The interface circuit contains three steps as follows; - Step one : A latch which serves for buffering and storage of data. - Step two : A darlington amplifier which serves as a current amplifier in order to drive the solid state relay. - Step three : A solid state relay which changes the logic state. Figure (2) Block diagram of the return to zero bipolar digital to digital encoding circuit. III. ALGORITHM The computer algorithm includes a sequence of steps for the performance of bipolar digital to digital encoding (RZ) . Each byte will be send serially bit by bit to the interface circuit .A star (*) is assumed as the end of data. The algorithm is: START Initialization: --- Clear the output to start the encoding. ---- Generate clock frequency. End of data: --- If the byte is star (*) go to end... --- Call encoding subroutine. END Encoding: (Subroutine) Next bit: --- If bit value equals zero ,then put the solid state relay to negative voltage position. Check the clock: --- If a clock is present ,then put the solid state relay to zero voltage position. --- If bit value equals one ,then put the solid state relay to positive voltage position. Check the clock: --- If a clock is present ,then put the solid state relay to zero voltage position.
  • 4. Design of Return to Zero (RZ) Bipolar Digital to Digital Encoding Data Transmission International organization of Scientific Research 36 | P a g e --- If the byte is finished ,then go to return . --- go to next bit. Return IV. RESULTS The circuit for bipolar digital to digital encoding consists of an interface circuit which contains ;latch SN 74373, amplifier ULN 2003-500 m A, solid state relay, computer and Turbo C++ programming language .The task of the interface circuit is to transform the solid state relay (SSR) from one state to another .The change over position of the SSR depends upon the value of the incoming bit .The final output from the interface circuit will be a signal voltage that varies according to the bit value. Table (1) shows the result of bipolar digital to digital encoding (RZ). Table (1) Bbipolar digital to digital encoding (RZ) Bit value Latch output SSR position SSR pos. (with CK.) Final output 0 0 Negative 0 0 Zero Negat.  Zero 1 1 Positive 1 1 Zero Posit.  Zero V. CONCLUSION The bipolar digital to digital encoding scheme offers synchronization between the transmission and reception entities. This Advantage is of great importance during the process if data communication .The disadvantage of this scheme is that for encoding each bit we need two clocks. The design of the electronic circuit is made simple and easy to connect to the computer. A lab link is used to connect the computer to the interface circuit. The circuit can be easily modified to accommodate other digital to digital encoding schemes . REFERENCES [1]. Behrouz A. Ferozane ,Data communications and networking , The McGraw-Hill publishing company limited,2003 . [2]. William Stalling ,Computer Data communications and networking , The McGraw-Hill publishing company limited,2007 . [3]. Morris Mano ,Digital design , The McGraw-Hill publishing company limited,2004 . [4]. Douglas E. Comer , Computer networks and internet, The Prentice Hall Inc.,1999 . [5]. http://wiki.answers.com/Q/Definition_of_digital_signal_encoding#slide=2 [6]. http://ecomputernotes.com/computernetworkingnotes/communication-networks/encoding-techniques- and-codec [7]. http://encyclopedia2.thefreedictionary.com/Manchester+encoding [8]. http://en.wikipedia.org/wiki/Bipolar_encoding#cite_note-1